| | p # & / ; C O m U @ [ ` a h o m z @ p @ ` # Jp
Ip Ep @ 2 & 6 3 @ G 4 R 4 Y _ c & q @& | `& & & 5 ' 6 @' H ' m G G G G - H , ` @H ; 7 H L I \ @I n HI | `I ` I J ` @J J J - K ` @K ` K ! @L . L 9 ` N ? N N O ` 0p P c 0p P m Op Q @Q `Q Q Q Q R R !R "R #R @R ' AR 6 BR @ CR J DR Z ER h FR u GR HR IR JR KR LR MR NR OR R R D T D T T & p U 2 p @U 9 ` U B ` V J p V W ` V _ ` @W l Qp W w < X ` Z > Z ? Z ? [ m @[ & [ & [ & \ @\ ] [ ^ ^ _ & @_ & _ _ ' ` / @` ? b T Tp d a Tp d k Tp e p D @e \ e E f @f f g @g F g G g H h Vp @h Xp h N h i @i
i
i
j %
M j 1
k >
j @k I
O k W
k `
k j
l r
l
& m
& m
n
n
. @n
n
p o
P @o
o
o
p
m @p Zp p T p V q # X @q . Y q > q M Z r Z @r _ t i & @t w & t & t O u y y \p @y ` y # z # z ] @z _ z ` z ` @{ { 0 | < a | K c | [ } l ` ~ | e ~ g ~ @ `
&
& @ 3
& I
i S
h @ ^
j
|
i
j
# @
# `
i @ k @ =p % m , @ 7 ` H Z o n ~ & & @ @ [ [ ^p ! - @! F ^p ! S `p ! Y t " g v @" m " { " 0 " i " @# `# p # # bp % @% `% m % y % { & | @& / m & 9 & D & ' M @'V A'e B'>t i ' ( i @( i ( i ( } @) ~ ) * p H @ $ q * q @ 2 p =q 8 c B @ M @ Z @ k @ y @ @ @ @ ? J F T L ` @ C Q r W r e m x q @ ] ^ @ r @ ] ^ F @ F H F P ` ` w r
B " @ ) 2 ` ; b @ E c N W \ d g e s 8 @ x m m @ ` f g @ r # 6 m ? m @ M Z k ! j @! ! m ! " " @" m " " # / @# D `# Z C # l F # p F # z o $ ` @$ ` $ y @% [ % p % & !p @& 8 ` p * @ 1 ` 6 p "p @ p [ r @ r o
#p " 2 p ! @ + Hq 2 Jq 7 Lq = q @ G q R Nq Y Pq h Tq @ m Vq | Vq Xq Zq @ \q Zq ^q `q @ bq dq ) bq @ fq hq *q jq @ lq pq rq % tq @ 6 ^q > > H @ Y wq @
%p " )p
" C " )p p @
" C (p " m 'p @ ,p -p @ [ ep @ [
p .p 1p wp . 3p 0p
@ `
up @ qp m
! L @ !! g +! 7! A! @ H! @ R! e! 5p & * @ & p & p & & & @ ' ' 1' 9' @ E' U' N b' [ y' ' @ ' p @ ' ' > ' ' ' > ' @ ( p ( F @ 2( E( X( g( n( J ( ( @ ( ( ( ( p [ M ( p M ( 4 T ( \ ( O \ ( P @\ ) Q h
) K h ) 0 &) r @ 1) r @) "r I) r @
6p b) > r q) r @ r v) r
8p / / i / @ / p / / / 2 p @ / 2 / xp / p >p a7 H @ " Bp l7 m ~7 m @ 7 m 7 7 *p 7 7 Dp 7 m @ 7 # 7 # Ap [9 l9 p9 @ y9 9 # 9 # [ # 9 # 9 " @ 9 " ` 9 " 9 # 9 Fp 9 L @ 9 ` 9 9 & @ : & : & : & #: & @ -: F 6: Hp G: ` p R: ) Y: 3s [ / ^: h: w: : @ : ` : : : ; ; q ; 2s @ ; 2s
#; :s -; =; M; a; 0 u; 9s @ |; x ; $M @> /M F > 8M > BM > SM ? cM ) @ nM ) @ M ` A M F A M A H ` A M @B M cs B ]p M 0 < M ^p M [ , _p O
H bp " m @ [ O yp O @ O ` O Y O n P ap :P h IP U QP U YP U 2 xp / @ 2 ` dP , )s [ jP F P ` P D P P D
/ @
k @ 0 e /
@ D ^ \ qp
^ @ ^ up 4N m ^ q 2^ q @ 8^ q B^ q I^ q R^ q @ X^ q c^ q m^ q v^ q @ ^ q ^ q q ^ q @ ^ q ^ q
sp tp L ` )_ M ^p L 0_ 6_ @_ Q_ b_ @ z_ _ [ _ [ _ @ _ _ [ _ _ L @ _ _ _ ` ` ` p ` +` ;` G` @ W` e` i o` L @
|`
`
` ` @ ` ` ] ` ` @ ` ` `
`
` @
a
a
a a @ *a .a :a Da @ La Va ^a ia ra " ya @" [ & a ' a @' 2 p ' / xp ' a qp ( a @( a ( a ( ) a [ ) a [ @) QX ) a L )
b * b + "b @+ 4b + Cb L + Rb vp , Zb - cp ,p {p b
p q [ $ @ o # , c ,p @ ,p e c c +p @ /k *k 5k p :k Ak Hk m Mk Uk ,p ]k @ dk `
}p ~p |p 9* M @ k | p k ( k k F k F k M @ p h m @ ` p ȃ F ܃ F 1 @ p
p p k 0 k qp l L @ l q OR m l l 'l 0 @
p p V r @ [ ` p
p p M p 7l r ?l r 8 Bl y @ r El @ 4 Kl Tl \l dl rl
l
l
l
l
l
l
l
l
C 4 D 4 F @ 17 l l l E
p p p tm 9 p zm C m m m @ m ` m m m 4q m p @ m Op m m m @ m B ` m L m m m @
n # n # $n # 1n # >n En Mn 0 Wn B 8 dn V @ mn # un }n n @ n e n ` n 6q n n n n ` n ` n ` n ]
o ] @
o [
o [
(o [
5o [
.q Ao @ Io Np Po @ `o qo ~o o m @ p o o p o p @ 6 p o p o p o p @ o p o p o p o p @ p p p p p p p p @ 0p p
p p Ap B Mp ` Tp B Zp kp wp L p =q @ p @q p Aq p Bq p @ p p p p @p @ p p p [ p m p @ p p q q @ q *q 2q ` ;q Dq Bq qp Nq Fq Tq @ Zq e fq tq p @ |q ;q q m q # q @ q q # q q @ q . @ q q q ! r ! r @! r @" )r p " 2r p " ;r L # Jr @# ]r / `# fr # tr c # {r xp $ r @$ r % i @' r ' r ( r ) r * r ` @* r * r ` + p
p @p p
@p p
p ?p p
p p
p p
@p p
@p p
@p p p
8 @p 8 p (s 1s @p :s p @ As Ks 6
p p p p Us Zs p 6 @p @
p p
p F p p
@p @p p
F p p
p p s A W s s @ s M ^p s s p s p @ e , s [ * B = @ i @ 4N m L ` , qs
p p p p p d e p 1 @ e O 2 e 3 #e @ LL ` +e F e 0 6e 6 *q @ N ,q
q
qp q np q
Op q q V p h , t , @ L L ! " φ # ܆ $ % & _s @ 1 @ 6q tm p
@
! `
-
9 M
B M Q M @ q
F Op q q
q Op L q p q
q
q Op L q m q
U Op U q
q M M q
F q W q
q q
O p p q
Op q q q
q q
F q M M !q
q #q
Op q %q
qp 'q
qp )q
p p +q q ؈ /q ވ 1q &p
p 0q + j yq < {q @ E }q P q ^ q g q @ q n q u q } q @ q q q q @ q q q q @ É q ω q q ߉ q @ q q q
2q 3q " fN Fq F @ - ` 5 ` @ : ` D ` @ Q [ [ l q @ @ ϊ @ ` ` ( @ . 7 ` < @ @ R 8s @ \ 8s f ` q ` @ | ` ` @ 5q ߋ ( \ qp @ Qp R/ *4 B 7q g 0 u } @ ` :q qp i 9q 8 @ nj n Ԍ q ?q p p ~ U U @ t 4 @ ʎ [ Վ B Op [ m @ m # 2 = q @ K [ ] o | m @ Pr Cq ` , & 0 @ ` ͏ @ ` L 5q @ ` $ 7 G @ 0Q Or P ] @ 2 Or @! Y ! n @p " Eq
L qp L Gq
O qp 8 M _ Iq
O qp M _ Kq
p Mq
qp Oq
@ qp Rq Sq u @ @ Qq
, qp Uq
qp 2p Wq
p qp Yq
qp [q
qp L L ]q
qp _q
qp % aq
qp cq
O k qp _ M eq
O qp _ k M gq
qp / iq
, qp L L kq
nq qp oq x " 8 M @ & M 9* M + M 1 L @ 5 L > 's A \ (s @ OR m mq
O qp L qp L M qq
L qp L qp L L sq
vq rp uq
@p p @p xq
@p p G zq
6 p |q
p F ~q
@p 8 q
6 p @p C F q
@p p @p q
p @p q
6 p @p q
@p 6 p @p C q
6 p @p C B q
6 p @p p @p q
6 @p q p q
6 p a # q
O @p 8 M q
p f & & q
p q
p @p qp C q
6 p qp C q
6 @p q
6 @p q
6 @p s q
@p s q
y p q
p p q
p q
p q q
p q
p q
p { n q
p q
@p q
p ? 8 q
nq @p q
O p 8 M L q
O p M L q
q p p q
, p p q
p Dq q
@p =q m q @ 1 ` @ 2 q 2r 5r @ q S В
q q q q " Dq @ * 1 : D B R b l [ { Zs m
@ & ɓ @ ֓ ޓ [ [s ]s ^s @ # q - q @ < q
q
,p q
zp q
hp q q ( 2p A W @ ^ $ a
q
2p q
2p q
2p q
2p q
zp q
zp q
2p q
2p m q
2p q
2p g q
g 2p q
,p 2p q q 9* [ 1 [ q @ ++ , n m [ 1 C q , & V9 m @ K i q ' V q @ L 8 q D
h q q @ O r X r b r k r @ 2 r t M F 7 r @ h r
r + r
q q k u q x* q
; q \ qp @ nq V9 m 0 j L ` @ ͖ 8 t M ږ F @ g] F A up
q q q
q q
nq m r
m nq _ r
m nq m _ r
nq m r
O q 8 M L r
@ q Rq
r
q 2p r
L q L r 0 8 V @ J Z r e p o @
r
n r r x m R -v ^
@ [ @ ` r r @ 0v Ň
t , # = @ H ` S g { h 1v 5v @ ,
r ^p @ ( k 2
X
P
# # @
` ܉
` ` [ " , ; I 3v @ V r e # @
| # `
=p
@ [ [
, ) # @ 5 # ` = t J X 7v m @ y P ` W # F ҋ
" 1 = E Q _ /v @ o # # @ Ɍ Ռ Qp Tp S @ g ) A R b m o m { Ws @ 5v 5v 5v @ r ƍ 5v ҍ n y @ i
r r r r
X x* M OR m \ $r 2 &r @ &r 7 &r &r + (r @ *r
r r r
r
C q r
C q r r
M q r !r
Op #r
O qp q r 8 L M %r
L qp q r L 'r
qp q r 2p )r v) .r ʗ 0r @
+r
O q 8 -r
O q M /r ` L ` Q З q Nr 1r 0 7r 8r @ 9r >r @r Br @
3r 4r
q 6r ,r :r 7p
Ur ң _r ٣ Ur @ Wr Wr ar
Or F ^r
Or `r P @ 9r 9r $ 9r / hr @ Y kr 5 Ur ; Wr F Wr @ Wr M mr v Ur ڝ Ur @ K or S Ur ^ Ur e Ur @ s Wr pr F
br
Or er gr u qr @ 2 p F @ Ϥ 5 Ur ; Wr F Ur @ Wr K or S Ur 9r @ 9r pr Wr @
fr dr
jr & Qr ir
Or lr
Or nr Sr cr } ` 9r @ 9r kr ur xr @ Wr # Ur 0 B 8 x* v) r ʗ r S r Y r @ r
r
O r r 8 r r r
O r r M r
p r
p r
p r 8 p /- > @ ș H 1 m ֙ F @ ` ݙ r r r r Cp fr
8 jr u v r ]r @ r V r @ 0Q Or ` ` @ [
r r r i r @ r r
r r @ 3 r D r W r o r @ r r u r r @ r r r r @ ! r '! r H F @I S I [ I e J l @J t J F J F J F J J Λ J J J ` K u K K * L 9 @L = L I L Q u M [ N k O O O O u O ̜ P ՜ c @P P & P
Q # @Q " # `Q 7 Q I F Q L F Q R ] S t @S r S V9 T
r r p p @ wy p p @ r L r y r y ݐ r r @
r
p p F r
p p r r 0Q r y p p @ r r y L ` y j y M r @
p r r y ` y ϫ @ ! ٫ :q [ i @ F
[ @ \ qp ?l r V r S r ^ 2 p @ r r r r @ r r h r ~( s @ | s s " s s @ ) s 4 s s ? s @ G s s s s @ O s \ r e s o s @ x s s
r r r r
p M r r
r p
r r r
r r
r r
r r r
r r
r
@ qp r Rq r
r s
r m F F s
r s
r x s
r 8 ? s
nq r
s
r
s M p s
r
s M s
qp r 2p s
O r _ k M s
r s
r s
r
r s
r r s
r
s M s s " ; @ & . = @ J # ` R \ [ L ` g ` @ q j j ` @ ` @ / xp / g s k @
#s u # # @ ` s %s 9p pp : Jt @p V 1 @ D 9* 0 , )s / xp /
s @s
% 8s As Cs
8s As & Es
8s As % Gs
8s 8s Is
8s Ks
8s Ms
8s Os
nq 8s Qs
p \p Ss
p \p Us R: Hp # @ ` Ys
q Xs }p v ~ @ @ ` Yp e @ \s }p -9 F d `s @ q ^p aI [ @ M ^p - ! @ A " s # N X h F e p @ ( 4 p $ 4 as @: ds bs o fs gs
m hs is }s qs R: t @ 6 's es @ = #
js + X G rs @ # ts / vs 8 xs I vs @ Z zs s |s ~s |s @ s |s zs s @ s
s s ( s @ 6 s M s \ s k s @ z l s s s @ s s s s @
s s dq 2 @ K f | s s @ s s
? @
s
ls V s qs @ m 6 a # j # u # & @ # , # &s m # # @ # ` S `p \ ] ] ' ] 0 @ 2 ; F F J F a F s ] @ JX &
ns
qs F ns ps
qs qp ss
qs us
qs m m ws
m qs m ys
qs V F {s
qs m m & }s
qs qp V F s
, qs m m & s
, qs m s
, qs m & s
m qs m # s
m qs qp s
qs m F s
qs i s
qs m nq s
s q s s os s
qs s s Q ] # @ # ` # # # # , # # # @ # ` U # # ' # 9 # K # [ @ f s m s s @ F F F F F F 3 F G F U F b F u F F F F ( F 0 & @ s s @ s # m , s 5 @ ? M # [ V s ` s g s @ q s Z, s RC & @ # s \ @ 6 m s @ s ! @! ! ! # " # " # @" p " # " ` # @# @$ s
qs s s
qs # s s #s s
s # s
s & u s
qs 2p s
@ qs qp Rq s
, qs & & s
F s s s
, qs 5 m & s
& s s ks D ? p @ S # X m # @ z # ` &s s s 0 1 # # @ s s ms
8 s s @ s s
s
s m m s }s ns r , s m @ ` s
s m m & s
s m s s
` 6 '
F @ 0
F H F P ;
F X J
` @ S
? ^
s
s
F "s s s
s
s V F s 8 s s @ s ) s 6 A s @ T
s
s "s s s
F "s s
i F "s s
i "s s
# @ i s u s
s s t H Z, s r @ m ` F F m Y # d G e )N @ 0 [ # & @ s s @ }s qs # @ s 8 m m @ m g m s % F < D K # o ? p @ s s s s s @ s % t t @ t ( m 2 p @ 2 ,
s s qs s qs > X / ] H xp @ O & \ & i & w & @ m s s P ] , # @ ` V s Z, s [ # # @ O F @
s H s s @ s ң s s s @ s s h Tq
s s
s s s
s s
s s s s
s nq s s
s s
s qs qs s s
s " "s s
m s s
m s t
m m s t F Z, s / @ t > Hp 0Z @ p M
@ t B
t 17 m ? p @ ǭ S
^ έ ۭ # 1 [ @ F ` I
p
t t t
t t Y y # # # #
# # @ P # ` $ # > # T # r t ~ t @ t t t t @ t t < t t @ !t t #t #t @ %t ! %t . 't < )t @ J +t Z -t i /t x 1t @ 3t 5t 7t t @ ݐ 9t t ;t =t @ ?t At Ct s' Et @ t t Gt
) It @
2 Kt
B Mt
R Ot f Ot @ z Qt St Ut Wt @ Yt Wt [t
]t @
_t
#t
at at @ ct $ et 0 gt G gt @ ^ it q kt mt ot @ ot 7t ct et @ qt qt st ( ut @ : wt M yt \ {t r }t @ t t t
t
r %k t
r t
r (k m t
r +k t
r +k t
# r t
r # t
r 4k t
r 7k t
r :k : "t
r =k >k S
$t
r Ak Bk S
&t
r Ak Bk S
(t
r Gk *t
r Jk ,t
r Jk .t
r Ok 0t
r # : 2t
r j 4t
r Vk 6t
r 8t
r # :t
r t
r [k @t
r `k Bt
r u Dt
r ek Ft
r ek S
Ht
r jk Jt
r mk S
Lt
r pk qk S
Nt
r pk # S
Pt
r vk Rt
r vk Tt
r {k Vt
r {k m Xt
r k Zt
r k \t
r k ^t
r k `t
r k m bt
r k n dt
r # =k ft
r k ht
r k jt
r k lt
r k nt
r k S
pt
r k rt
r k tt
r k vt
r k k xt
r k S
zt
r k S
|t
r k ~t
r k S
t
r k t LM @ RM , ^M , @ )@ iM rM t " s XH F @ 08 L r @ bd j @ tM M M t @ M t M M M @ M B = t N /-
@ S .N @ ;N p JN p XN S 4 @ ^N ` cN [
8 LM t i t
t n t t
t t #O ?l r L c @ 2O =O
iO O O O O O @ O ` P 1P AP XP
P
P P
P
#Q 9Q PQ iQ @ Q ` Q
Q
Q
#O t @ Q e @ Q e Q e Q e Q e @ R
R
R t #R @ j t @
,R
5R
AR ]R F rR F ( R F 0 R 8 R [ @ R R r R R @ S ` S r %S
LM t
+S @
GS H
eS P
S X
S `
S
S
T
T
2T [ ET # WT # @ fT ` xT T
T T T T T
U "U ;U MU fU ( }U 0 U 8 U @ U H U ` U
V (V # BV \V wV V ( V 0 V 8 V @ V H W P &W X AW ` UW h iW p W x W W W W W X X 4X HX ( hX 0 X 8 X @ X H X P X X X ` Y *Y ;Y NY ^Y xY Y Y Y Y Z ,Z @ GZ ` bZ Z Z Z @ Z ` Z
Z
[ 6[ [ O[ @ h[ # [ # [ [ [ [ \ $\ 8\ L\ @ m\ H \ P \ X \ ` \ \ N
\ [ @ ] ` *] F] Z] ` d] t N
q] # ] ] ( ] t @ ] ] t ] ^ [ ^
@ ^ #^ t >^ ( t ?l r @ sv i t J^ ^ L ` @
( 6 @ F v D v / v M v @ W v ^ v f v k !v @ y #v ` 2 p s i t ^ @ ^ L ` @ v
v 2 p @ i t ^ ^ ^ ^ t @ u t ^ t ^ t ^ t @ , t ^ t ^ t ^ r @ _ t _ t _ t (_ t @ 5_ t C_ O_
t t t ]_ 0Q r V t @ -
v @ ş t [ ̟ ՟ _ @ i j @ ` @ * ! ; v
t
t t t t
t t t
u t t
t t
t r t
r t t
t r p # F t
t r p t
s r p t g_ m e e ;8 u D 6u @ J T @ \ ` p r S @ mj z [ XH M [ # w
y
ş u V u @ ` ` i 0Q r
@
@
t
t t p n t t
t n t :b + @ Eb t Qb
R
R
%S
@ LM t Xb
hb
wb
@
b
R b b
@ b ` b b @ b [ ` b b c F %c Bc Zc
@ mc
c
c t c r @ c r c r S r c @ c #^ c ` c t \ [ @ c [ ` c
] t d t ] @ d
+d
d Qb
LM t @ d / 0 e
e 9 @ e e -e r 6e r @e r @ Je Se ^e ` ne ` @ ye e ` e e e e e e e @ e ` e f 8 f 'f 4f @ @f ` Of gf xf f f f f @ f ` f f f f f g g @ %g ` 1g u @ @u Bu & Du : Du @ O 9t c t u 9t t @ Fu Hu Ju ̻ Ju @ ݻ Lu Nu Pu Ru @ & Tu 6 Vu F Xu
V Ju @
n Zu
{ t
t \u @ ^u \u ռ `u bu @ du
fu hu
) ju @
< lu
Q nu
b pu s ru @ tu vu xu zu @ ½ |u Ͻ ~u ۽ u u @ u u u u @ 0 u C u V u i u @ ~ u u u u @ ־ u u u *u @ " u * u 7 u N u @ ] u l u } u u @ u u Ŀ x
#u
]
p r %u
p r 'u
r )u
r m +u
r -u
r
/u
r m 1u
r
3u
r 6u 7u ӿ " t 0Q r @ L ` ߿ u ;8 u @ m XH i y # 17 5u
r 9u
r
;u
F u =u
u m ?u
r Au
r < Cu
r < Eu
r Gu
r F Iu
r
Ku
r Mu
r Ou
r Qu
r p Su
r
Uu
r & Wu
r
m Yu
r [u
r ]u
r _u
r au
r r # cu
r r S
eu
r r gu
r r p F iu
r r r ku
r mu
r ou
r t qu
r t su
/ r S
uu
/ r S
wu
4 r S
yu
p
t r r ? {u
p r # # S
}u
r S
u
r S
u
r p
t u
r # # S
u
r 4 S
u
p # # r # u
r 4 u
r F u
r K u
r 8 M u
m r r u
r m u
r # u
u u
r p u
r u u u
r ] # u
r r a u
r # # u
r f u
r r u
u u u u u
S r o F u
r r u
r r S
u $u t u ( 0Q r @ ` @ hv hv @ H P X $ @ 0 ; @ G S
a
p r @ r @ XH # ` u
6u @ Y
q* i @
u
u a{ t ˗ Q %v b 'v @ p )v ~ +v
u u ֗ ( 'O jv lv @ 5O nv DO pv UO rv
u u u h 0Q r @ @ XH ` % y % % @ % ` % % & @ & & & %& 3& # @& @ L& Y& 6u i
u :r L ` @ M i u S 9t ( F @ 5 ! P ? ` | G
G u O u @ Z u b u k u u u @ u @ G
u u u @ u
u ! u
u u t x x @ x x x x @ x x x x @ x ) x 6 x C x @ P x b x v x x @ x x Ք F @
u u u L ` ` V x @ 1 c x I) g ` x @ ' # u u u
qp Rq = ( Q s Y s @ b s k 17
r u
r u S
u u
r S
u
r b u
M u u
p u u
r r S
u
M u u u
p u u u
s u u
M u u
p u ? u
t u n " x ^ z ?8 @ M < ` m u u M u u @ v r v @ , 8 D 7u ` @ `
@ + r [ @ 7 [ ` ` ` B Y L @ P [ v u
t p u
( ^ u @ u ş u ) u
u u
t p u : 0 u " t @ 0Q r [ # @ M ` G F h u
n u u
F u n u
u u
u v
F u S
v u
p v 0 [ ~ [ @ ?P t KP v i 17
v
v !s v
s S
v L ` Cz # # [ # M # F @ H P X # ` v s @ # `
1 \ 9 \ @ A - K ' W ' c @ n P y ` h i v ( m n @ m v M # [
v 2 v v v
F v v v
v 2 v
v p : S
v
v v
v : v
v p : v
M v v
t "v
# u $v
p r p &v
p r r p (v
t u M *v x r [ T U @ X ` ) 3 A N ] Y n /v @ w t u
u
@ ] ,v @ \ @ ] ^ 9 2^ 9v ;v @ ;v
s =v ~( ?v @ Av , 5v Cv ) Ev @ 4 Gv Cv | Iv ? s @ G Kv s ;v " ;v @ + r 7 M 5v m Av @ X 5v _ 5v f Mv o 5v @ x Ov Rv Tv @ 5v 5v ? @ + s ? @ s ? 6 # I # \
g F
s @
x
@ Wv Yv o 2 p @ /- `
s .v [ 4 F p @ p 2v 2v r p
r 4v
p r r p 6v
r , 8v
r :v
r r
v
r @v
r Bv
r x Dv
r 8 ? Fv
r Hv
r
s M ? Jv
r Lv
r F Nv
F Qv r Pv
F r Sv 8 ^ x s @ 8 ^v `v M bv @ ev
Uv Uv 8 @ / = 5v Xv
Qv p [v \v x -v [v @ # fv ?l r @ # # )@ #
\v Zv
Qv p _v
[v av
dv ]v cv Vv _ i u
r u hv w @ @ @ i gv
u {D ~D iv
u t # D kv
u t : $ mv
u p
ov
s r D u uD # F F # F qv M 5v )U r J K 3s J `
H B F
S q = @ p @ "
RC F , # ,
L ` G yv
vv
r xv
uv d |v @ , R S 1 @ Y @ d! #
0
Or V v @ ] # i % ͒
` @&
&
(
@( )
* X + ,
w @+ 6
+ w + w E G
F [
& F k
] G u
I
# @I 2 `I
aI
bI ަ hI
# I I) I
ȇ @S œ
7 S 1 # T ϓ
T ݓ
|C U ʇ V
w V * W
= @W
@X
w @Y
Y 1
Z =
\ [ G
# [ W
# [ a
[ m
` \ @] 2 |v ] ~
` ] m @^ {v
0
r d |v @ B
1 + # @
}v v N
v #
v S v + # '
d |v -
t @ 5
v v B
m @ M
` V
[ ]
k @ v f
` r q
u 6I S @ 4c A! P
uv v y
P d |v g v @
v
v
` @
` #
v @
=
v š
` V
[ @ ϡ
` ١
v -
@ v
v
m
v @
v %
# ,
# :
# J
J G
v @ S
v d! # Z
F uv v @
v g
d |v g v @ -
z v n
m z
< @ V
[ ` 7 v uv @ v
@ d |v -
~ @
m v g v v @
# F |
{ V
[ v
d |v DX v @ j v
v Ƣ
@ # ˢ
֢
v ~v ( (
v [ # @
r ȣ
8 գ
v ٣
+ #
@ . ` 2
v v t
& z
v
B v v
H v . 3 @ P 4 `
#
# N
v f 8
# §
# @ ǧ
` Ч
ۧ
+ #
v
v ݨ
P d |v V
[ @ tm p
v
v
B v v @
0 v n
m @ x* > z
< 7 v
v m v
h v
m @
v
v #
v
v @ g> H
I @ J
J `
# + # G
v
#
( d |v -
v @ V
[ (
# 4
# E
v v
N
N &
@ /
O ` >
# C
# J
# Q
# ]
g> H
v m
v Ч
y
ɬ
+ # )@
#
@ W # `
r
v v v v &
( v v @ Z 1
P R 9
f 8
v v D
( d |v g v @ -
v
v . v J
d |v g v @ !
# P
# U
& * & @ ) ` Z
F v e
v @ h
r
v uv v w
v v @ Z 1
v v ( ( ( ѿ( ( (
K v tv
x d |v
v @
v
& uv
@
3[ d x @ ( C v &( x L ` 9( J( X( ` a( k( ` q( ,p / @ ( v Я
` ۯ
&
v @ ya v m L `
v , 3[ V
[ i @
v v
zz v
p
# [ # d |v @ -
v V
[
# '
v uv @ v v 5
v v
v m
v S
# @
v v v @
0
m
{ @ ̨
# ` 8
# v v
# @ v
4
# E
v @ b
8 F Ч
+ # @ o
` w
` v
N
v 0Q |v @ 0
v
` m @
F
[ ˱
= ڱ
v
p * v (Y v v zv
d |v * # @ [ # ` -
v V
[
h d |v -
v @ uv 5 # V
[
( -
v &
` v v /
d |v g v @ -
v P
# P
:D v @ Ե
d |v -
v @ V
[ v
I/ v @
d |v -
v @ V
[ v
X
N m "
j F v +
v 6
HV 0 [ # @ C
` d! # ;
v v P
N
v d |v @ -
v
|v $) @
/
;
` r >
E
e T
a
M ɷ
@ η
` ~ m ӷ
v
|v # r m v
( 3[ C v @ Ы
M -
F <
p 2 p J
@ T
# ` c
? :r
9r
v @
v
v
v
v @
v
v ϸ
v ݸ
v @
v
v
w
w @ '
w 2
w >
w Q
w @ `
w k
w }
w
w @
w
w
w
w @ ȹ
w w ٹ
w
w @
"w
"w
%w
%w @ &
'w 0
'w 9
)w
D
,w @
O
.w
Z
0w
d
2w p
5w @ z
8w
:w
M O
M ! Z
M @! g
M ! r
M ! }
M "
M @"
M "
M "
M # ȿ
M @#
v v v v v v
v v v v v v
v v
v v v
v v
v ; v
v v v v
|v # v چ v v Y v v ڿ
( w 17 w
v v v
|v v
|v v
|v 8 v
|v w
|v # w
|v # w
|v # w
|v # w
r |v # w
r |v # 9t
w
|v # w v w
|v # w
v w
|v # w
v w
v w
v 2p w
w v w
v !w
v $w v #w
v v &w
v # (w
v +w v *w
v = -w
v /w
v 1w
v 4w v 3w
v 7w v 6w
v 7w 4w 9w
v ;w
v * >w ?w
` x I) x =w
v * Bw >w Cw
P
|v ( 0p @ U
& * M $ 5 # @ ( # A >
# B H
~ Aw
v Ew
v Gw
v Iw
v Kw
v Mw
v v Ow
v v & & & v Qw
v v & & & v >w Sw
v v & & & v Uw
v Ww
v v ) # Yw
v v # # [w
v # Z # >w ]w
v _w
v # O aw
dw v cw
dw fw
v hw
v jw
mw v nw v v lw
mw pw
v rw
|v # tw
|v #
vw
|v # xw
|v #
zw
|v # & |w
v v w v ~w
v w
v r # w
v w v w
v w
v |v v z >w w
v >w w
v >w w
v v v >w w
v >w w
v w
v >w w
v w
|v w
|v # w
|v # w
|v # F w
p v w
p v w
p v w
p w
p v w
|v w
|v w
v |v w
v v # w
v # w
v w
v w
v w
v >w w
|v |v w
v w
|v r w !
8 0Q Pr 0
t 9
q D
` 2 |v 8 0Q Pr N
w v :r ~
x x @
w w wv (
( ( ( 0
. < ( < 0 h @ M < y' < ( > C h u w L ` @ C C З q @ C @ /- ` 2 w 9 ` ` @ Y: w C ` C ` C V w C m @ C 9 C C D y D ` D p 6 Or 0Q Pr 'D w @! 1D w ! H C PH C ZH C gH C vH C H C H C H C H !C H "C H #C H $C H %C H &C
I 'C I (C .I )C @I *C PI 0C ZI [ @C eI `C sI C I c E I w E I w J I @N I PN I `N I aN I hN I m N I N I O J @P J PP J XP *J P w P 6J Q >J Q FJ Q NJ # @Q ]J `Q lJ pQ vJ Q J Q J R J R J R J R J Y S J M @S S S J T J @T J PT J XT w w J J @ 5 w F w K w S w @ w J w
K w &K w @ >K w 9r 9r y fr @ JK QK F w w r K ( K w K w @ K w 2 w 7 w w
w w
w w
m w w
w u w
w # w K 8 K w K w @ K w L w L w S w @ "L w
w
w w
w w
w w
w w
w w
w w
w w
# w w w x
X 0Q Pr , # a
( @ B ?} > ( @ ( ߜ > d2 & ( #(
@ 1( y B j <( > L( > & @ - > ` Ӛ
> t > Z( W g( s( < |( ( > ( > B j @ ( > ( > ( > & w ( > ( w W w ( > ( > ( > ( > g j @ ( > w &( > 2( > >( w @ D( Q( > @ c( > ` > x > n > > l( ˛ u x L ` V9 m y & @ & 2 x x # # ^ x r J @ \ `
|v x x x
x @ x
x x x @ % x 6 x G x ^ x @ u x x x x @ x x x x @
x x
u S
x
u S
x
u x
u : ? S
x
u
S
x
u S
x
u F S
x
u S
x
u S
x
u u S
x
u # S
x t( ( ( ( ( ( ( ( ( ( , 0 d Or ( !x @ w *( ;( nx F( M( ] > -x YO zx l x < ښ
& = V( Y @= `( x = e( Y = F mx > n( @> V @? ( @? V9 Hx ? }w vx ^ ( # d ( qx @d e
x @q x q ( x q ( x r
x @r ( x @s *, x s ( x s ( x t W x @t ( x t ( # t ( x u )
x @u ( & u ( & u ( x v ( @v
( & w x x ( yx @x )( x "x 7( H( g( {( ( 17 ( 8 L ` 2 (x 4 # %x *x ( F ` @ ( ( 'x ( " m < @ *x )x ( 9 @p m @ ( m . ?} ߜ
( ( ( ( @ rC ^! #( ^! -( ^! :( ^! K( [( x ȩ ,x F $x d( m @ r( < x / ( x } @ ( ` . ( & ( &
> @
V F P
`
'x ( P }s m @ F @ 1 # ` L ` ( "( @ -( 7( A( ƽ #x @ J( 0 L ` Z( ` j( 3x s( 3x {( }s m I 6x @ @ F 1 # 1 2x ( ( 8x ( oA @ S # ( ( # ( # @ S [ ( ( ( j ( j @ ( j ( w ( P /( & @ u
& 9( I( | x á Y( i( ;x q @ { ` q( p 9x |( @ ( J
* & 1 *4 ( ( @ ( 8 # # @ ( >x * & 9* ) & @ ( & ( @ $( H 3( wx ` ux <( b P B2 P I( W( s( ( ( {x ( . @
( }x ( 6 ( ~x ( |x ) xx # H # ( tx ( # ( x w ( 0 0Q #x @ ( x ( x ( x ( x "( x 3( x >( x S( 8 Dz y' @ $ @ f( x v( x ( x ( x ( x ( x ( x ( x x
m &x -x w ( 0 0Q #x ( [ @ ( = ( x >
> > >
x (
( < ( < ( 0 x !( > @ )( ` 6( h x p 0M a >(
C( > L > N( ` Y( v N x @ ^( h( 00
P ( ( ( ( ( @ ( x ( x @ ( x ( x ( x ( x @ )( x 7( x
x
v v >w x
v x
v v v % x x
v x x
v v >w x
v v x E( U( x x M @
x x
x `( x q( x 4 W C ^ ( D x O x ( x x ( ( ( (
( ֞ x X x @
x x C W | ^ 0 ( x ( x ( , x* x @
x ( , [ # M @ I) x \~ x
x x x
x x
>w x ( , ( x @ (( M ) x
x x x x
x x 4( >( J( P( Z( ;: D: c( x 7 x p( x ( x % w ( x ( M
F |v x x D m 17 & ( x 4 @ ( P ( ` ( -
v ( x @ (
x x ( X( x 4 @ v ( x ( x ( x ,( x ` 8( k E( k
v ya v @ -
v K( X( ` 8( k E( k
v ya v @ -
v K( ` x x x o( ( ~( @ ( @ V (
h r 4 @ ?8 < D 0 T F B F X F g F 3G # v @ | r e x 1 @ x | ~4 Y x
x x x
p x - x - e - y - u i - > - > - > - - > .
. ( . 0 %. @ /. \ ` 9. G. Y. @ d. y ( 0 Ax ( Cx @ ( Cx ( Ex ( Ex ( @ ( @ l Ax y @ * y ( 5
{v ƽ #x ^ ( ;y ^ ( _ %( ` 1( ` / a <( a K( b 6
b U( b `( b k( y c p( y g u( [ l y m o ~( @p
@q ( & r ( @r ( 3y @s ( @v ( y } 2y } ( @ ( ` ښ
& e
x @ ( .( x 8( x @ A( x @ K( 6y \( 7y @
@ ?y f( @ u( P ( 9y ` ( y ( :y ( @ ( y (
y y ( h+ ( y ( y D (
y ( y y ( y ( y (
y 6 ( Ax R ( y @R ( y @V @Z y " y y y y y ((
P 7( v + # @ g> H ` v @ =( y M( # \( # k( s( y @ C{ v ( g v v @ N
v rC ^! F 8
( @ S 0 @ ( ( @p ( ( ( _
y ( @ y ( ( # ( # ( ( v \: @ ( # @ ( # ` #( v &( v v )( @ 2 y @ y 2( x y @ Ex @( x y ? Y @ Q( # `( # r( # ( # ( ( y @ y ( V
y ( @ ( h L `
y ƽ #x %( ( = ښ
& ( # F ( F ( y ( h 0 ( ( r @ ( [
0Q y (( # 8( $ y y E( $y @
!y aa
%y ( &y S( ; @p d (y @ #y y ~ ( 1 0Q y @ 6 @p + # 'y ( ` 0Q y ( @ @ )@ # @ ٣ F ` ( [ ( [ ( @p ( ,y Ə .y @
y +y
y -y ( 0 Y
1y
/y *y ( 0 0 ( # ( F @ ( ` *( 0Q y t 5y / @ @ S I 1( 4y 9( P O( x W( e( n( @ }( )_ ( & @ ( # ( & ( ( F ( ( ( # ( > ( > @ "( H .( ` B( wz y "y 0y 8y y x v v v t( ( ( ( ( ( ( ( 6( N(
e( z(
( ( ( ( ( ( <( X( t( ( ( ( ( ( ( /( H( ^( u( ( ( ( ( ( ( ( #( ;( S( j( ( ( (
( ( ( ( ( 6( M( e( {( ( ( ( ( ( ( &( <( R( x( ( ( ( ( % ( & ( ' >( ) \( * s( @ ( P ( Q ( R ( S ( T =( U b( ` ( a ( b ( c ( d ( e (( o C( p c( q ( r ( s ( t ( u ( ( 4( Z( ( ( ( ( ( &( =( S( k( ( ( ( (
(
( -( G(
W( n( ( ( ( " ( # ( $ *( % I( & k( ' ( ( ( ) ( * ( + ( 0 (( 1 B( @ Y( A p( B ( C ( D ( E ( ( ( ( 5( K( a( x( ( ( ( (
( ( (
5( M( c( z( ( ( ( ( ( ( ( / ;( 0 Y( 1 x( 2 ( 3 ( 4 ( 5 ( 6 ( 7 3( 8 W( 9 v( : ( ; ( < ( = ( > *( ? T( @ |( A ( B ( ` ( a ( b ( c :( d ](
(
(
(
(
(
(
.(
G( a(
~( ( ( ( ( " ( # ( 6(
D( 0 Y( 8 m( @ {( ( C ( ( ( S ( ( -( ( H( 0 f( 8 ( @ ( > ( ( ( @ ( ( ( ( a ( ( ( ( /( ;( J( H Y( P h( X t( ( ( (
( (
( ( @ ( ( 1( @( d( ( ( ( @ ( H (
P (
( ( ( ( ( !( a ,( <( @ N( H ]( l( |(
( ( (
( ( ( (
P ( ( *(
:( N(
`(
p( (
( 0
( 8
( H
(
P
(
(
( ( ( ( ( a ( +( H F( P V( ` j( h t( p ( x ( > ( ( ( } ( ( ( ( 0 ( > (
*(
=(
E(
N(
f( (
j( 0
y( 8
( @
( H
( P
X
(
(
(
(
(
(
X
/
( ( '( 3( a @ C( a ` J( 4 Z( u( ( ( ( ( ( ( ( ( ( ( ( ( > ( (
(
( 5( E( e( a q( ( ( ( ( ( ( ( 0 ( 8 ( @ 4( H ( P O( ` d( h t( x ( ( ( ( ( ( ( ( ' ( (
o ( ( ( ( !( 7( G( 0 _ 8 S( @ _( H o( P ( X \( ` ( h ( p ( x ( ( ( ( ( ( ( (
( _ ( "( 2( @ N( H \(
P c( v( ( ( ( ( ˴ ( ( ( 0 ( a 8 ( X ( ( ( 2( B( J( _( x( ( ( a ( > ( > ( ( 8 ( @ ( X ( a ` ( > ( > )( > :( J( < 8 U( > e( }( ( ( ( @ ( P ( X ( ( ( )( @( W( x( ( ( ( ( ( ( 0( K( g( x( ( ( ( 0 ( 8 ( @ ( > ( ( ( @ ( X )( 9( E( U( a( v( ( ( @ ( X ( ( ( ( ( ) ) > ) S ) @ c ) X x ) ) ) ) ) ) ) ) @ ) X ) ,) H) X) f) }) ) ) ) @ ) H ) P ) X ) ) !) 1) I) [) " h) " u) a " ) @" ) # ) # ) # ) # ) @# j H# ) P# ) X# ) > # ) $ ) $ ) $ ') $ 8) @$ H) > $ X) % h) & }) ' ) ( ) ) ) * ) + ) @+ ) X+ ) + #) + ,) + <) + O)
+ _) , o) X, ) , ) , ) , ) > - ) - ) - ) - ) - ) a - /) - J) - Y) - m) - }) > . ) > . ) / ) a @/ ) a `/
/ ) / ) / ) / ) / /) / ;) 0 (( @0 X) 0 g) a 0 ) 0 ) 0 ) 0 ) > 1 ) > 1 ) > 2 ) > 2 ) 3 3 4 ) 4 &) 4 6) 4 A) @4 E) a H4 U) h4 _) p4 o) 4 ) 4 ) 5 ) a 6 ) a 6 ) a @6 ) a `6 ) a 6 ) a 6 5) a 6 ^) a 6 ) > 7 ) > 7 ) a 8 ) a 8 ) @8 ) x 9 ) 9 , ) : < ) a `: [ ) : k ) : w ) : ) : ) ; ) ; ) a @;
) a `; .
) ; >
) ; c
) ; s
) <
) >
) P > *4 >
)
) k )
) C ( >
) . m( @ t/ ( ) ( ( ( ( # ) P > K ) >
) > Z ) > ( a ) P > K ) >
) > Z ) > ( Ey ) a ) ) . m( @ t/ ( ) ! ) P > K ) >
) > Z ) > ) > ) d! ) ) ! ) P > *4 >
) > Z ) > ( $ ) @ ) ( ) 6 ) P > *4 >
) > Z ) > ( ( @ ) S ) P > *4 >
) > Z ) > ( p ) @ ) u ) P > *4 >
) > Z ) > ( ) @ ) ) P > *4 >
) > Z ) > (
@ ) ) P > *4 >
) > Z ) > ( ( @ ) ) P > *4 >
) > Z ) > ( ) @ )
) P > *4 >
) > Z ) > ( g @ ) )
) P > *4 >
) > Z ) > ( $ ) @ ) ( ) H
) . m( @ t/ (
@ ) e
) P > *4 >
) > Z ) > (
) . m( @ t/ ( ( @ )
) P > *4 >
) > Z ) > (
) . m( @ t/ ( ) @ )
) P > *4 >
) > Z ) > ( ) ) () C) P) `) n) ) ) ) ) ) )
) ) *) ?) L) d) w) ) ) ) ) ) % ) & ) ( ) )
p N) e) n) |) 2( ( ) 0 ) 8 ) @ ) _y H )
) ) ) a ` ) ) ( > $) > 9) > Q) > i) > x) > ) ay @ ) 6( ) ) )
) a ) ) i) cy ") 6( ) a K) Z) ( i) @ ) gy H ) U d s
( dy ) ) ) ) ( ) ( hy ) 6( ) > ) ( M# 2)
( jy ` @) 6( H U d s
( by g) ) ) ) ) ) ) F) ky _) fy z) ey ) iy 6( ! ) ) ny ) my ) ly 6( ) P > K ) >
) > Z ) > ( Ey ) a ) py ) () oy >) M) b) ? }) ) ) ) ) ) ?) a) ) ) ) )
!) H) q)
) ) ) ) ) &) C) _) y) ) ) ) )
) /) M)
z) ) ) ) ) ) 3) ^) ) ) ) ) ) ) ) ) ) /) N) `) w)
) ) )
) ) ) 0 ) I ) ` ) r ) ) ) ) 'y ) ) ) ) )
v ( ) A ) M k ) v ) ) ) ) ) ( ) 0 ) 8 ) @ ) H ) P ) X % ) ` / ) h 9 ) p D ) x V ) c ) q ) ) ) ) ) ) ) ) ) ) ) / ) D ) U ) i ) t ) ) ) ) ) ( ) 0 ) 8 ) @ ) H ) P ) X $ ) ` . ) h 8 ) p C ) x U ) b ) p ) ) ) ) ) ) M# ) ) !) !) a ( +!) a H E!) a h V!) a g!) v!) !) !) !) ) !) !) !) !) !) ") ") $") 5")
a") s") ") ") ") ") p ") x ") ")
) ") x ") > (
#) E /#) n) :#) G#) V#) b#) ( }#) 0 #) 8 #) @ #) H #) P #) X #) ` #) h #) p #) x K ) $) $) '$) @$) [$) m$) |$) $) $) $) $) $) $) $) %) %%) 4%)
D%) @ b%) |%) %) %) %) %) %) &) ( ?&) 0 K&) < 8 ) Z&) j&) z&) &) ( &) 0 &) @ &) H &) P &) X &) ` &) h ') p 7') x S') b') ) > q') ') ( ') ) ') y ') y ') ') () $() H() a V() 8 m( @ r() %%) () X ")
() ( ~y () y () y )) y 0 0)) y @ S)) y P {)) y ` )) y p )) y )) )) y
*) y *) y @*) y Q*) |*) *) *) y @_ *) +)
) y -+) 3 L+) g+) +) +) +) +) +) +) ,) ',) A,)
\,) v,) ,)
,) ,) ,) -) 5-) X-) z-) -) -) -) .) 3.) Y.) .) .) .) .) /) ,/) M/) ! m/) " /) # /) $ /) % /) & 0) ' ,0) ( P0) ) s0) * 0) + 0) , 0) - 1) . %1) / 0 H1) 1 c1) "! 2 s1) L+) g+) 1) 1) 1) 1) 1) 2) '2) E2) b2)
2) 2) 2)
2) 2) 3) y #3) @ O3) > d3) 3) 3) > 3) > 3) > 3) > 3) 4) @ S') +4) ) > ?4) > ( M4) \4) 6( }y 4) 4) 4) 4) 4) 4) 4) 5) $5) 45) $ P5) % k5) & 5) ' 5) ( 5) ) 5) * 5) + _) y , @ 6) B6) V6) i6) 6) ) y @ 6) 6) 6) 6) 7) ) y 7) E7) T7) ( & b7) q7) 7)
7) 7) & 7) 7) 7) 7) 7) 7) 8) 8) ,8) C8) Y8) r8) 8) 8) 8) 8) ! 8) " 9) # ) y $ @ G9)
x9) 9) ( 9)
9) 9) 9)
:) :) 3) y 6:) ! c:) :) :) :) :) :) ";) K;) s;) ;) ;)
;) ;) <)
8<) \<) <) <) <) <) =) <=) Z=) =) =) =) =) >) />) H>) `>) z>) $5) y >) + >) >) >) ?) (?) >?) S?) s?) ?) ?) ?)
?) @) 4@)
S@) r@) @) @) @) @) @) A) -A) KA) hA) A) A) A) A) B) ;B) `B) B) B) ! B) " B) # C) $ @C) % eC) & C) ' C) ( C) ) C) y *
D) :D) LD) ]D) sD) D) D) D) D) D) D) E)
E) *E) AE)
WE) lE) E) E) E) E) E) E) F) &F) @F) [F) uF) y F) ' F) F) F) G) G) BG) dG) |G) G) G) G)
G) G) "H)
DH) gH) H) H) H) H) I) 5I) RI) sI) I) I) I) I) J) 7J) \J) J) J) J) ! J) " K) # 3K) $ \K) % K) }y & K) K) y K) y L) y L) y >L) y aL) y ~L) y L) y L) y L) y M) y M) y 4M) y 6( , NM)
P > K ) >
) > Z ) > oM) {M) M) > ) π M) |y i) M) M) P > K ) >
) > Z ) > ( M) ) M) . m( @ t/ ( M) ) M) P > *4 >
) > Z ) > ( N) 3N) f @ 8N) =N) q?
%%) LN) a VN) y eN) 6( > N) ") N) N) a N) N) o N) @ O) H O) !O) x 1O) @ ) a H JO) h gO) a p vO) O) O) O) O) O) O) O) P) P) 8P) ]P) P) P) Ey P) P) P)
Q) Q) Q) 9Q) ?Q) aQ) y 6( sQ) y 6( Q) 6( Q) @ K ) Q)
) Q) y ) Q) y
( &
Q) R) !R) >R) [R) R) R) R) R) S) 9S) \S) S) ! B S) S) S) @ S) @ S)
@ S) @ T) @ T) @ %T) !@ 7T) "@ IT) #@ \T) $@ uT) .@ T) P T) P T) P T) P T) P T) P T) P T) P T) P U) P U) P $U) P 2U) P @U) AP NU) 1P \U) P jU) #P xU) P U) ` U) p U) U)
U) U) ( U) + U) - V) @ V) A ,V) B ?V) C RV) P aV) Q pV) S V) T V) U V) V V) Y V) ` V) a V) b V) c V) W) U W) V W) b ,W) ;W) JW) YW) hW) W)
W) W)
"x W) Mu 1 W) W)
@ ` W)
X) 17 y @ y
y
y i( 8 X) y %X) +X) 7X) # @ EX) Xx IX) aX) x @ [ # oX) X) X) ` X) v y X) # aX) x ɼ
y @ X) #
# W) y X)
|v y y y y X) X) Y) Y) #Y) 7Y) MY) UY) \Y) jY) V9 m F [ @ y Y) 1 M @ #
y Y)
zv y Y) @ x y
y y
y y
y y
y y x {y y y y y y y y y y y Y) Y)
Z) /Z) AZ) QZ) fZ) xZ) Z) Z) Z) Z) Z) Z) Z) Z) @ [)
"[) 8[) O[) e[) }[) [) [) @ [) [) [) [) \) ?#\) ?
?w 7\) Y\) m\) \) \) ( . a ") \) 0 \) 8 \) @ . X #) ` \) h \) p ) x \) \) a ])
])
) ( x
4])
) C]) O]) @ ) a X]) b]) > o]) ) ]) ]) @ i) ) ]) @ ( ]) @ `(
]) @
]) ]) @ 7) ]) ^) \) y Y\) y 6( >^)
P > *4 >
) > Z ) > ( Y^) @ ]^) y B
y ( ^) ^) U( y ^) D ^)
P > *4 >
) > Z ) > ( B
y ( ^) ^) y ^) D ^) ^) ^) & ^) _) ,_) E_) ^_) y_) _) _) _) _) `) .`) N`) n`) ' `) `) `) `) a) $a) >a) \a) " za) $ a) % a) a) a)
b) "b) =b)
^b) b) b) b) b) b) ! c) & ;c) Oc) _c) vc) c) c)
c) c) c) c)
d) d) =d) Zd) nd) d) ) d) d) d) d) e) !e) 8e) Le) ! `e) " ve) # e) & e) ' e) % e) , e) - e) y Y^) > f)
y
f) > f) Y^) >
t/ X -f)
y >f) >
> Hf) 0M d! @ \f) 0M j jf) @ uf) B f) f) B f) f) > y f) f) < < > & y @ f) >
f) < 0
@ f) < P > `
g) > f) > g) >
@ f) < P g) > ` #g) +g) > [
8g) < Pg) < gg) < 0 rg) > @ |g) > ` ( > a (D y g) y K y g) y g) B g) < & y g) 6( ? g) g) ") 0 g) > h) > y y h) B }E & a y @ W h) y &h) > +h) Ah) Th) @ gh) B C < ! > {h) 6( h) h) f) < Kf < h) z > y q y h) y h) y d! y N
y ^ y h) y h) y Ru y h) y h) y y ( y h) y i) y
i) y ) y i) y > 'i) @ B & W z 17 z g < L 2 0i) @ B =i) > & Bi) t/ Ri) > ci) < L oi) vi) - i) < i) > 0M /
}* i) < & > i) z ( z > i) > >o > i) > L i) i) @ i) B j) < z
j) > ` j) +j) 3j) :j) < §
< Dj) > Oj) Zj) < =i) > z ij) a @ pj) > ` yj) > j) > j) > ci) < z oi) j) j) j) k)
k) k) !k) @ B > 2k) > Ek) > Vk) > fk) > t/ < tk) ( > {k) @ k) $ ) > k) L oi) k) k) k) k) k) k) 0Q #x m @
z ; @p z z k) " m }s @ k) t z
@ ` . z l) t z l) # @ %l) ` 0l) p ( ( ?l) Pl) g # t/ 0 K @ P
# ` [l) il) # ql) z ul) P l) z l) z l) @ l) F @ l) F H l) # ` l) l) l) l) m) m) m) -m) 0 z * = @ j F @ Bm) B # Rm) # _m) @ nm) z 3 z tm) z z m) hb oA ֞ z @ < 1 L ` q %z V9 m
"z $z #z m) Y^) # \) m) oA @ m) oA ( 6x * = @ @ m) ` q %z j 'z m) # m) ( (z @ m) z m) m) ` n *z *4 z !z
"z y &z z n) )z
n) 0n) Rn) sn) n) n) n) n) o) =o) ]o) o) o) " o) o) o) p) p) 0p) Gp) Zp) kp)
|p) p) p) p) p) p) q) q) (q) ;q) Rq) eq) P Y z j 3z $ ) ( (z @ *4 `
2z 0z 1z rq) p q) 0z q) = q) q) q) q) r) r) @r) gr) r) 1
r) @ \)
r)
[ r) 0M
r) 1
@ 0M P
` r) r) s) s) 3s) Ds) Us) gs) xs) s) s) s)
s) s) s)
t) t) -t) Gt) Zt) lt) t) t) t) t) t) t) u) u) 4u) Mu) iu) yu) u) u) ? u) ? u) @ u) v) 'v) Fv) av) v) v) v) v) v) w) &w) >w) Qw) fw) sw) w) w) w) w) w)
x w) x) 0x) ` Y z =i) # B2 >x) M Ex) M Vx) @ j Cz *4
Bz y @z Az `x) P px) u zx) @ 9* # x) x) x) # x) # x) # @ x) # ` x) x) v y) ` y) @ "y) Dz @ e( u( # )y) & 2y) @ ( [ ` ;y) P Cy) h
z Ny) Sy) u [y) Hz @ by) ky) wy) y) >x) @ 1 ` Vx) F y) y) y) m Fz y) 9 Bw } @ 1
& y) p y) Lz q) 0z @ y) Iz y) P y) v Wz
" z hb z )A Gz y) y) Gz @ 0 [ # d! # F ?
( Tz d z)
z) z) z) ` 'z) ` 4z) ` ! > z ! Az) # ! Nz) # " J " Wz) # @" gz) `" Kz tz) 1 Jz =) z) # z) z) z) p ) # z) 1 Jz )A Pz y) Iz Qz p ) # F [ # Gz z z) 1 Jz Pz y) Iz Qz n Ex ( # F z) P Rz )A Oz @ z) } 1 @ ( Uz 5x z) x z) 4z u P z) Mz {) Sz {) Nz ( Vz _
y {) @
z '{) z 9 Bw 0{) D{) d{) {) {) v {) #z " Xz
hb z {) @ {) [z @ {) Bw {) ` {) `
# {) ` @ {) ; {) Xz {) X @ v L ` @ |)
|) v |) @z " z hb z @
z @ Ny)
@
F `
|)
9 Bw
0 $|) z +|) A|) W|) n|) w
`z |) |) |) x
cz x
ez w
gz z Ez z ]z \z Zz z Lz z z y >z z U( ( d Or w @ }) 8 L ` })
y }) + @ L ` xz
( x U( x @ , # 1}) C}) Z}) p}) }) }) }) }) }) }) n)
) }) X ")
~) *~) ?~) N~) ]~) ) {~) @ ~) ~)
~) ~) ~) > @ ) 4)
7) W) ) ) ) ( y @ ) ) ) P > *4 >
) > Z ) > ( ) %) :) ) ~z K)
P > K ) >
) > Z ) > ") ( h) ) ) ) P > K ) >
) > Z ) > ( :) ) i) ) ̀) ) ) -) G) \) w) ) Ɓ) ) ) +) E) g) |) ) ) ) ׂ) ) ) ) 8) U) |) ) ̓) ) ) 1) Y) ) ) ) ) ) %) ;) @ P) b) z) ) )
) ݅) @ ) v ) @ $ & ) # ) 8 ) v # 2 Y @ M ) X 4) z ;) Y e
z @ > C) 1 z 4) z V T) @ 3[ @ `) M z k) @ 1 z ! # x
z x
z x
z w
z z z z z z) ) ) ) p dž) v Ά) @ z m) 0 L ` 9 Bw ׆) ` 0p @
{v ) )
) $) J) e) ) ) ) @ ɇ) ) ) ) /) R) n) ) ) ) ͈)
v
v ) x ) x ) ") 4) F) 0 B2 M M @ Y) M X) M I/ z z @ v v h) h -
v C z z x)
) ) ) ͉) )
) -) @) R) e) ) ) Ί) ) ) @) e) ) ) ̋) ) ) 5) Y) ) ) ӌ) ) ) G) s) ) ) ) ) z ) ) -) G) e) ) ) Ȏ) )
) &) K) l) ) ) ڏ) ) ") T) s) ) ) ) ې) ) =) s) ) ʑ) ) ,) W) ) ) ْ) ) ) >) _) ) ) ؓ) ) 5) s) ) ) -) ;) U) t) ) 6( ) ) ו) ) ) ) ) .) z A) z M) z 6( Y) }) ) > > ) ) > ) ) ) ? Ɩ)
@ Ζ) p Ֆ) ߖ) ) a M# ) > ) > ) ) a ) 0 +) a 4) a C) ( > P) > Z) z l) z ~) e) U) ) ) z ) ' ӗ) n) ) ) D ) a ) @ ) > -G > ) ) ) ) ) ) %) <) S) j) ) ) > z ) ") ) )
) ) i) ) x ` ) Ә) x ` ( )
P ) > `(
!) @
) v!) )
+) < x H) Q) " \) V!) z E!) z +!) z !) z !) !) !) !) !) ") ")
$") ~) )
) @
)
")
( ) Ι) ) ) ) ) ) @ *) H) @ t( > ^) o) ) ) @ ) ) ) )
) ƚ) @ ՚) > ) )
)
) ) ?) Y) p) ) ) ) қ) ) ) ) %) 2) ?) L) Y) i) y) ) ) ) ) m( @ Ԝ) h ) p ") x ) ") ) ( 7) V) j) ]) v) ) ) )
) z ɝ) y ) y ) y 0 6) z @ F) y a) y ) }y ) ) )
) /) z g @) ^) z l) z |) z ) z 0 ) z @ ) z P ) z ` )) ] p ҟ) ) ) 1) P) y) ) @ ) ۠) ) ") G) o) ) @ ) ϡ) ) ) ) ) .) U) n) b) m( @ p) U) ) g z z ) P > *4 > Ƣ) > C > ! CA
z բ) ) ) *) M) p) ) £) ) ) >) e)
) ¤) ) ) .) L) j)
P > K ) >
) > Z ) > oM) {M) M) > ) ) ) @ ( 6 @ ) ~z ) P > K ) >
) > Z ) > Υ) ) ` ޥ) P > K ) >
) > Z ) > oM) {M) M) > ) ) ) a @ a ` ) > ( 6 @ ) $) 3) ) D) `( >
S) >
])
) d) z) z ) z ) @ ) ̦) g) |y ) ( @ )
P ")
) %) 7) @ T) !) u) > S') > ) ( z ) y ) y
) y 0 2) y 4 W) y 8 ) y < 6) z @ 8 ) ʨ) ) ) ) 8) U) @ r) ) ) ǩ) )
Wx ) ) <) ]) ) ) ʪ) ) ) /) Y) z)
) ǫ) ) ) .) Q) q) ) ) ì) ) ) ) 9) Q) n) ) ) í) ޭ) ) )
4) T) s)
) ) ή) ) ) /) K) h) ) ) ԯ) ) ) <) b) ) ) ) [ # "
# j) # @ ΰ) d) z) c c c ݰ) z
z ) ) ( () z @ [ 5) z G) Ax N) Ax @ w z Z # B2 # V) # ^) # Ax x %X) z O) z e) # p) ( z z @ ) ) ) ( ) / # @ [ # ` *4 %X) DZ) Ax E z ϱ) ٱ) ) # ) z ) 4( # @ ) H z ` ) !) tw )) <) W) ! # s) P F # ) z @ () z j z [ # { I/ v ʹ Cx ) z ) z z ) ) Ų) ( M @ 17 m Ͳ) ݲ) ) $ ) ) ( $) 8) 8 G) W) @ j) ~) ) ) ) Ƴ) ) ) &) P L ` ;) v y @ Ex Y) v 0Q y B) { @ O) d) z q) I z 0 z @ HV ` ƽ #x V
[ d) g
# { z) ) y 0Q y @ V
[ ) ) ) ô) ۴) ) ) ) Ά)
@ ` ) P # { @ ! #) @ ,) { ` 3) { =) @ G) V)
{
# @ ` /- ,) { @ b) i) |) R # # r # 0Q y @ ( { ) ( ) ` # Δ ) & * { @ ) { ) z () z 0Q y # @ { ˵) { ) { ) 0 ) v { (
{ ) 4z ) #z ) # -) (
y ! & @ 6) # =) [ # { D) ` N) n) ) ) Ͷ) P ( y ) ) )
) ,) N) w) ) ) Ϸ) ) ) 5) x
{ x
{ x
{ w
"{ z { '{ W) z z z z z { { { { z z z #x @ k) t) v @ z z { v z z x ո) ) ) ) ) .) ?) J) @ U) ^) m) {) ) ) ) ) @ ι) ) ) ) ) ') 6) F) @ V) f) v) ) ) P v ) v @ *j m ) # ) # Ч
@ + # `
@{ ú) ٺ) z( X v @ v @
F @{ A{ ,) D) ^) y) ) ) ̻) ) ) ) P ) # ) F ( F ( -) F 0 | x @
H{ ` 5) A) ښ
& /( & u
& @ U) # _) # n) x)
՞
Ϟ
) 0 ) @ ) F P ( X I{ ¼) м) ݼ) ) ) ) ) ) @ -) :) G) \) o) ) ) ) ) ν) ) ) ") H ( ( 5) < E) > Y) > @ f) > v) < ) < ) > ) > ) > @ ) > ) < ɾ) < Ӿ) > ݾ) > ) ) ) ") 3) G) ]) @ p) ) ) ) ) ڿ) ) @ ) .) =) U) h) ) ) ) @ ) ) ) ) 1) T) {) ) @) ) ) ) ,) =) a) {) ) ) ) ) ( ( ( 0
. < ) 0 ) 8 h @ M < y' < ( > ( ) < ) < Ey 17 ) ) )) , =) I) < O3) < d3) 0 3) 8 3) < @ X) < P 3) < ` 3) < p 3) 4)
+4)
< p) < }) > ) > ) > ) > M4) > @ ) H =) I) <
> }) @ ) ) ) ) @ ) ) $) ?) U)
R{ T{ S{
1p 7' x* v) ]{ ʗ _{
O Or \{ 8 Z{ [{
O Or \{ M ^{ 3 ! { ! { @ [ # V { ! i& m e @ # 2 # ! u " j& @ " k& " l& &" r z { ." Y& 5" X& 2 F <" C" u @ N" r Z"
c"
i @
k"
y" m& $
^! @ r @ %!
{ f{ i yz 0Q r ǭ S
@
b{ u {
0Q r @ P \ @ *|
2| 9 @ ;| 9 F @ f P Z ` E|
p P| r Y| e{ ) ) ) ) ) ) ) 5) K) a) w) ) ) )
) ) ) ) )) =) U) o) @ ) ) ) ) ) ) #) @ 9) N) c) q) ) ) ) ) ) ) -) M) @ d) ) ) ) ) ) ) ) ) +) @ 6) K) _) w) ) ) ) ) ) ) ) ) 7) @ L) h) x) ) ) ) ) ) ) 7) ^) z) ) ) ) ) ) ) ) )
v ) *) L) j) ) j{ ) ) ) ) ( ) ) ) ) ) ") 3) x
5 z{ F |{ @ |{ K ~{ S { @ y fr J
y{ w x{
y{ {{
y{ }{
y{ { A) c) ) ) ) ) 6( > 2) ") I) ( 6
) z g) y ) y ) { $ { ) ' ) ) ) ) ") ) ( ) 0 2) 8 @) @ R) H _) P n) X ) a ` K ) >
) M# ) H ) P ) X ") > ) ) ) ) X ) > :) > K) > ) > Y) > l) ~) > ) > ( ) ~) @ ) X ( ) ) `( {
) . () 1) :) B) O) ^) ( l) 8 |) @ ) H ) X ) ) ) a ) ) ) ) ) .) ?) T) k) t) |) ) ) ( ) 0 ) 8 ) @ #) H ?) P ) X N) ` m) h ) p ) ) ) ) ) ( > ) > ) { ) 3) y -) T) x) ) ) ) ) ) 6 -) 8) J) > ") Z) VN) n) ) ) ) @ ( ) ) ) ) i) ) ) 0)
F) \) r)
( by )
6( ) !) a ) 0 K&) < 8 ) ) > ) > ( > ) > ) > ) > i) cy ) 4) M) e) z) ) ) ) E 6( ) ) @ ) M# H ) +) :) ( P) i) @ ) ) ) ) @ ) H ) P ) X ) ) )) 5) D) O) ^) ) `(
)
) @
) P
) X
) >
) 3) ) +) #( C <) > L) \) X }) > ) ) ) @ ) ) ) %) & 5) E) X k) > |) )
S ) @ )
P ) > ) ) > ) ) $5) ) D) C ) > T) Ey ! d) a ! y) " ) @" ) { # ) ) ) ) ) ) 4) R) , 6( g) d) t) 0 ( h ) p ) x )
) ]) ) ) a $ ) ) ( ) ) ) ) ) ( &) 0 3) 8 g @ v 4 =) ( N) > f) > v)
( < ( ])
) ) ( ) 0 ) @ ( > ` ) P > *4 >
) > Z ) > ( ) ) k ) ) { ) { ( ) ( { 2) D >) . m( @ t/ ( g @ ) Y) P > *4 >
) > Z ) > ( s) 6( ) ) H() f @ K ) LN) a ) ) ) a ) ) > ) ) ) > $) > 8) L) \) > p) > ) ) ) >
) >
]) ) x @ `x a ) )
) ) J) \) u) ) ) ) ) ) ) ) ) 3) C) U) p) ) ) ) ) ) ) ) +) K) m) ) ) ) ) 2) Z) ) ) ) ) ) D) a) ) ) ) ) ) ) ) 2) I) d) ) ) ) ) ) )
) @ ) 1) J) d) ) ) ) ) ) ) #) 2) :) B) J) W) b) u) ) ) ) ) ) ) ) ) %) 7) H) Z) l) ~) ) )
) ) ) ) ) ) ) 1) D) U) f) v) ) ) ) ) ) ) )
) !) 0) I) g) ) ) ) )
) ,) M)
n) ) ) ) ) ) 0) L) \) o) ) ) ) # ` p @ # # *# 2# m @ 9# y 6& $ F p p @ y
p u u {
p u { #$ { -$ { @ , \ 4$ ! { @ ! { A$ { { s' { @ , { F$ { { M$ { @ a$ { { t$ { $ { @ $ { $ { $ { 2 p @
{ { $ p [ $ { @ $ { ~f { $ { % { @ F$ { W { % { % { @ % { $% { { t$ { @
{
u u q& {
u u d{ S
{
u u {
u {
u # {
u # # S
{
u S
{
u & { % 2 <% ` 1 # # @ " s z u G% # \& @ O% ` Z% F @ c% [ ` l% [ w% % % | i % , @ % @'
{ u S
{ {
u # {
u p q& {
u { { { { {
u S
{
u {
u {
u {
u p {
u { {
u # {
# u { & % { % h { ; m @ % { M < # 17 m V | @ % | % F % F % F i @ % e
{ { & { & F ` \ % { { @ , { { i { F$ { @ W { & | % | -& | @ 7& { >& { E& & P& | @ ]& o k&
| {& | | @ & | & | 2 p [ @
{
p { { { {
{ { {
{ F S
{
m { # {
{ m {
s p { # # S
{
{ m F S
{
F { {
{ & F |
{ F _& m S
|
m s | S
| & p & & { L ` @ nz { 1 # & @ & F ` & F h & | ' m i |
| F _& m |
& { # |
s { m p q& F
|
p s m | { % | ' ` @ ) ) ) ) ) @ 5) ` U) u) ) ) ) ^A ) ) ) ) 3) K) x) zx) [ @ i) ` s)
0M
)y) ) ) ) ) ,) U) ) ) ) ) ) H /) ;) G) @ a ` R) a) p) 3
) / ) i) 00
@ e(
` )
h )
p )
x ) ) ) x) ( ) ( ) .)
6) G) [)
@ H l) ) ) ) ) ) ) )
@ )
` N h ) +) 8) J) _) {) ) ) ) )
) ) %) H) @ j) `
) )
)
) ) ) A) q) ) ) ) ) ) 6) Y) |) p i) 00
) | @ ;
| ) | ) "| @ ) [ ) %| ) &| @ ) ) '| 0 +) | @ 2) N) i)
}) ) ) ) ) ) ) @ #) =) T) g) }) ) ) ) ) ) ) !) :) T) p) ) ) ) ) ) <) _) ) ) ) ) ) ) ) 2) G) _) ) ) ) ) ) 4) L) i) ) ) ) ) ) 0) S) q) ) ) ) ) ) 1) M) u) ) ) ) ) @ ) ) ) .) x 9) v ( # *4 >) 0 T) v ) # @ *4 ` c) X p) v =) # w) p ) v )
{ ) d 0Q y V
y ) 8 / C| S
F @ j ` ~ m ) ) ) * 1 * @ +u D * R * ` * p * * * * * * * * * * * * &* x
J| w
L|
N| w{ Dz s{ y 7y )y !y D| y >| | | *| w c{ Y{ X* ( f* k* @ v* M * * * a| e| T ( ` 0p > @ D [ j C 2 m
d| k|
f|
F i| c| j| X B V l| ` 0p e D h| g| Ӑ ` t| ң v| @ }E x| z| ߐ || ~| @ | |
| | @ | |
m|
p| r| q| % M \ qp @ - ` V | 9 @ J F S @ \ 2 p ` V9 m y' | h f
G l
G s| s @ p| 0Q Or @ /- ` F | @ m V9 m o|
p| r| u|
r| w|
r| y|
1 r| $ {|
r| 1 $ }|
p| |
p| $ |
p| 2p |
p| G |
p| G | n| đ 0 | - @ | ͑ F z| @
| | ( 1 * | p XN @ W | * * * #* 5* D* W* m* ( ; ] }* ] @ * ] * ] 3 ] *
9 Cw r| [ 1 * a @ * * OR m @ J A * 9 Cw á j| Qp @ }s qQ * OR m
* F . @ * 4* . m( @ t/ ( R* @ ) ]* h* s* * * | |
| | * * | [ | @ P Z ) * * m x * * > > a @ * * :* i) K*
(
0 T* m* ~* h m * m @ * * d2 ^z @ * | * | * | * & @ * & * x
] * * v )
{ @ 9 Bw k ) | @ | / .
2 | @ * * | * | * F @ )* | 7* ` J @ ?* A N*
{ | | Y* ( | L ` # @ | # i* p | | " & { # ( # @# * |
v & | | | 3y | A| i) 00
y | |
{ * * * * * * * * * * ,*
=* M* ]*
n* * * * * * * * * *
v * 8 v * & @ P
# ,* 8* T* l* * * * * *
* @ * * x * * ` { * g) C Ч
> ) գ
@ & * H
( > + * 7 * ( F * @ U * a d * a ) a x ` n * ) a w * ~ * ( * 0 * 8 8 @ #
P ( > * * a * @ * > *
* *
* %
* E
* _
* z
*
*
*
* |y
* 3
a (
* (
* 8 m( @
* * ) X * > ( g @ ) O]) @ ]) * & * ) 1 * a ` ~) ? * L * \ * \) f * t * * ~) @ * X ( a * a * * a * *
* * # * 0 * > * N * Z * j * ( * @ * h (
* * a * a 3) :" ^) | 0 | * 6(
* @
* @ 6(
* @
) > ,
* > 7
* R
* u
*
*
* l @ F a J( a @ K )
* Ji
*
*
* a
* N) ( S( * * ) t( ( ** 0 ) 8 g @ ^ 9* E* @ T* a H `* h n* t* a g!) * * 4]) * * a M) O]) @ ) =' @ ( ]) ) @ * | * | * a * a * @ * X h
* .* 2* @* P* |) ) `* @ ) n* * @ $5) * * @ T) ! y) " * @" ) # @# ) $ * @$ * X$ * a `$ * $ * $ * $ * $
$ * $ * $ )* $ :* $ H* $ X) % R* % ^* @% K) &
@& k* ' {* @' ]) ( * * * + * (+ * @+ _) , * @, * > - * > - * . * / * 0 * 1 * x1 * 1 $* 1 +* 2 9* 4 \) 4 I* | 4 Y* l* * g) J( a m( a @ a ` K ) >
) ( ) @ `(
Az) @
]) g @ 7) | * * * * * * 9* a* 6( t* a * ~* | ( ( ) a * > * a * ( i) * @ * * * * !* @ 0* a ;* K* 0 ) @ Y* ~z
n* | * | %) | * ! * H* .* * * * ( F a @ * ` * h ) p * x K ) * ) a
) =' @ ( Y^) @ ) * @ ) > $* > ( ) ( @ i) > 6* > U* > `* > ( ]) s* @ S | }*
* | | * * | | | | *
6( ( * ( * @ * > * $) * > i) | | < * '* J* * \* ) j* n* a F a @ #) ` * h ) p ") x * ) a
) =' @ ( Y^) @ M) z* @ ) * @ ( * @ ) > $* > i) | * 0 ~)
@ * p * > `(
S | F * 1 6( a F a m( @
) ) 8 =' @ ( Y^) @ M) * a @ * ` * h * p * x * * * O) * * ) $* @ ) R* * ( $* @ ) g @ .* a @ x ` +* `(
^ (
d! @
Ч
>
]) =* @ ՚) K* ) x
*
*
8
#
( b. i* P > *4 >
) > Z ) > ( $ ) @ ) * b. * | 6) @ * * * a @ #) a ` * t/ * @ 6(
) { J( l* *
P > *4 >
) > Z ) > ( ( @ ) | ) * | /* P > *4 >
) > Z ) > J* a S* a b* @ ) f* ) * | u* * * * P > *4 >
) > Z ) > * a S* a * @ ) f* ) * | "* P > *4 >
) > Z ) > ( & * | >* . [* @ t/ m* p ) @ * * P > *4 >
) > Z ) > ( & * | * P > *4 >
) > Z ) > ( & * | * P > *4 >
) > Z ) > ( & * | * P > *4 >
) > Z ) > ( & * |
* . m( @ t/ ( $ ) @ b. &* P > *4 >
) > Z ) > A* {M) I* @ ) * b. * | * @ * B f * C S* C ^) D c* . m( @ t/ ( &h) @ b. * P > *4 >
) > Z ) > ( * | ( "! * * * * * * 9* T* q* * * * * * * * /* D* Z* p* * * * * * * * @ * @ * W * n * * * * @ * * * * 2 * G * ] * { * * * * * * * * * # * ; *
M * [ * m * ~ * * * * * * * * *
* * ( * 7 * P *
d * w * *
* *
* * * * * * * 1 * I * i * * * * @ * * * > E > * > * > L !* } } }
!* !* > -!* > } @ 4!* K!* d!* !* !* !* !* @ !*
"* )"* O"* k"* "* "* "*
"*
"* "* "* 8 1
r) @ #* #* #* [ *#* /#* } @ ;#* G#*
} S#* G) [)
@ i#*
H P t#* S i) [ #* #* #* #* #* $* G$* ( /#* ;#* i) @ p ) ` ( * b*
^$* k$* $* $*
0 1
r) @ #* #* =' [ i) $* $* @ * ` $* Rm) _m) 0 %* %* 2%* i) D%* } ;#* `
} O%* 00
&h) ;#* @ ` f%* 00
}%* 00
%* i) %* %* %* %* " &* '&* ;&* L&* g&* &* &* &* &* &* v &* 0z &* # `* # T* # &* # ]) # '* # * # @ $* # ` 9 Bw } M . hb z @ =' # @ '* # ` Vx) # $|)
# '* @ ?'* T'* h'* '* '* '* [ ( # > z @ '* d! #
#} '* 0 / N
2z @ '* (* h ?} M @ ߜ M (* M m )(* @ x* 4w *#* #
} 4(* F(* ](* | t(* ( v B = @ 4z | z Rz *} } ?| } @| Sz Oz } | } } Jz # D $} '} } J nz
} } Iz # 0 H %} } uv (* P > *4 >
) > Z ) > ( $ ) @ ) * ( * | 6) @ )* P > *4 >
) > Z ) > ( $ ) @ ) * ( * | 6) @ )* . m( @ t/ ( b. ;)* . m( @ t/ ( b. X)* P > *4 >
) > Z ) > ( $ ) @ ) * b. * | 6) @ t)* . m( @ t/ ( b. )* P > *4 >
) > Z ) > ( $ ) @ ) * b. * | 6) @ )* P > K ) >
) > Z ) > A* {M) $ ) @ ) )* P > K ) >
) > Z ) > ( &h) @ ) )* P > *4 >
) > Z ) > ( $ ) @ ) )* P > *4 >
) > Z ) > ( $ ) @ ) ** . m( @ t/ ( b. 4** P > *4 >
) > Z ) > ( $ ) @ ) * b. * | 6) @ Q** . m( @ t/ ( b. p** P > *4 >
) > Z ) > ( $ ) @ ) * b. * | 6) @ ** P > *4 >
) > Z ) > ( &h) @ ) ** P > *4 >
) > Z ) > ( b* @ ) ** P > *4 >
) > Z ) > ( * @ ) ** P > K ) >
) > Z ) > ( ) > +* > +* P > *4 >
) > Z ) > ( $ ) @ ) 7+* P > *4 >
) > Z ) > ( &h) @ ) T+* . m( @ t/ ( b* @ ) p+* u u @ ?} ߜ x _} +* k +* +* +* +* ,* !,* ;,* V,* p,* ,* ,* ,*
,* ,* -*
'-* E-* a-* -* -* -* -* .* .* 7.* R.* m.* .* .* .* .* .* /* 3/* J/* ! g/* " /* # /* $ /* % /* & /* ' 0* ( 0* ) <0* * U0* + n0* , 0* - 0* . 0* / 0* 0 0* 1 1* 2 :1* 3 T1* 4 k1* 5 1* 6 1* 7 1* 8 1* 9 1* : 2* ; 42* < L2* = d2* > |2* ? 2* @ 2* A 2* B 2* C 3* D 3* E 83* F U3* G q3* H 3* I 3* J 3* K 3* L 4* M 4* N A4* O a4* P 4* Q 4* R 4* S 4* T 5* U +5* V C5* W a5* X y5* Y 5* Z 5* [ 5* \ 5* ] 6* ^ *6* _ Q6* ` z6* a 6* b 6* c 6* d 6* e 7* f &7* g G7* h n7* i
-p 7* 7* 7* 7* 7* 7* 8* 8* 78* O8* g8* 8*
8* 8* 8*
8* 8* 9* ,9* H9* f9* z9* 9* 9* * d} 9* 9* @ 9* ` 9* g} 9* e} c} 9* B :* < L & ( :* X > !
> " @ ":* ::* 1
r) @ [ 0M *#*
M:* =i) e:* w:* :* :* h # [ # # @ Vx) # ` ]) # wy) # =i) #
# # Y^) # g # @ * # ` =' # :* & ^) pA 9 Bw @ :* # :* # :* # :* # *4 p} j} k} m} :* ;* 0;* F a G;* a m( @ ( X;* a;* * a( `* (
@
p;* 0 \) 8 Y^) @ ) ;* ) ])
=' @ ( ) g @ * > wy) > ) ;*
;* |y ;* 7) ;* ;* ;* F a <* a m( @ ( X;* a;* * ) `* (
@
p;* 0 Y^) @ ) ) ])
) @ ( ) g @ * > wy) > ) ])
7) <* *<* ><* 6( F a @ #) x ` a( %%) ( ~z S | Q<* f<* |<* <* <* <* =* a ") =* > -=* > :=* > ( G=*
F a Z=* ^) ( 3 a ]) a a
) =' @ ( Y^) @ ) `=* ~} 7) y S | ~=* P > K ) >
) > Z ) > ( =* @ ) =* P > K ) >
) > Z ) > ( =* @ ) =* P > K ) >
) > Z ) > ( =i) @ ) =* P > K ) >
) > Z ) > ( * @ ) =* @ 6(
) * >* P > *4 >
) > Z ) > ) a S* a * @ ) } ) * z} 2>* P > *4 >
) > Z ) > ( =* @ ) O>* P > *4 >
) > Z ) > ( =* @ ) p>* P > *4 >
) > Z ) > ( =i) @ ) >* P > *4 >
) > Z ) > ( * @ ) >* . m( @ t/ ( =* @ ) >*
P > *4 >
) > Z ) > ( >* } >* . m( @ t/ ( =* @ ) ?* P > *4 >
) > Z ) > ( 0?* v} ( F?* ^) U( y ^) D Y?* . m( @ t/ ( =i) @ ) v?* P > *4 >
) > Z ) > ( ?* x} ( y ^) D ?* . m( @ t/ ( * @ ) ?* P > *4 >
) > Z ) > ( & * z} ?* @* P > *4 >
) > Z ) > ( =* @ ) > * > @* 7@* Q@* P > *4 >
) > Z ) > ( i@* @ ) > * > x @* @* @* @ @* @* @*
A* A* 3A* @ FA* XA* jA* |A* A* A* A* A* A* B* 4B* SB* kB* @ B* B* @ . B* [ e B* > & a @ B* > ` v 4 B* > W > B* > g B* a B* < B* < C* 0 [ B C* < } 0 'C* @ 1C* > & Ey BC* KC* PC* > > a @ YC* 0 v . 3 @ B = mC* 0 v . 3 @ B = C* C* } C* } C* k} C* G} } } } } } y } }
v t
& C* C* C* D* D* ,D* X
< } < z < E* } j } > E*
F* F* 2F* FF* ZF* cF* ( < 0 mF* > @ } ` F* =* > F* 0 N x F* P
> @ # ` F* F* > t/ < . < 0 F* > @
> ` F* B a L & ( F* X > 17 Y G* G* G* -G* :G* < FG* < QG* > @ \G* H P hG* h G* < p G* G* G* G* G* G* G* G* s
} } } > G* > @ G* > ` H* H* > *H* > 8H* > @ BH* > ` LH* @ & } 7 } UH* } [H* } aH* < * < > a @ yH* H* > > > H* > @ ` < p H* B > $
} } } Tz } } } } } } } } } } } } } y @ & / 9 @ C y P Y b @ j s | @ @ y y @ # @ 2 ; /p P /p S ( P ^ y m y @ ~ } @ @ } } } } @ } " } , } 6 @ B N Z f ! @ n $ v } } @ - @ @ 0
2 @ 4 @
0p }
0p }
0p }
0p }
2p }
2p } ! ! } ! @ ! } 5 I* I* [ hp }s 3 @ & 9I* eI* 7 2 o mI* ( t) q 0 yI* 6( d2 {M) a I* ( p;* q 0 ) T
} `
} l
} x
} I* } ( dy I* I* } I* } $5) ] J* 0 J* 0 * z 1 "J* @ j n) a FJ* ( VJ* @
) `J* @ lJ* @ j n) J* > J* J* @ J* } J* } 6( K* P > K ) >
) > Z ) > 6K* } FK* ^K* wK* K* K* K* K* K* L* 0 @ ! } @ &L* } /L* IL* _L* qL* L* x !( > @ )( ` 6( h x p | #
# f) @ g) # | # g) # @ #g) & a & ( # @ L* # ` L* # L* # [ (D } g) } K ~ L* ` f) # & @ L* ~ n | / L* ( ~ # @ L* & M* M ? ~ M* M* @ L* & X | @ * M 0M* ( / AM* # 1
# t ~ @ ~ } } ~ y ~ } M* M* M* M* \? ~ ~ @ M* ~ j ~
~
#x %y ~
%y ~
m %y ~
Xx %y ~ m ~ ~ M*
N* 'N*
@N* n) KN* qN* N* ( N* 0 2) a 8 N* X K ) > N* O* @ ") > ( , z( >O* KO* v @ XO* ( x oO* m @ vO* #
F ' l 7' l |O* 0 O* ` O* " ~ O* H O* ` oO* m O* ` O* ` @ O* ` "~ :y ~ !~ Sq P* 0 x ) *~ )N /q [ @
v v )~ P* )P* CP* aP* P* P* P* P* P* Q* =Q* aQ* Q* Q* Q* Q* R* 0R* NR* rR* R* R* R* R* S* BS* eS* S* S* S* T* .T* QT* }T* T* T* U* ,U* IU* nU* U* U* U* U* V* 'V* KV* gV* V* V* V* V* W* 3W* XW* vW* W* W* W* W* X* BX* jX* X* X* X* Y* 2Y* [Y* t
{Y*
@ Y* Y* Y* JX {Y*
@ Y* Z* 0Z*
KZ* kZ* Z* # Z* @ Z* A Z* B Z* C [* F [* /[* @[* R[* d[* z[* [* [* [* [*
[* [* [* \* "\* 9\* S\*
k\* @ 1 @ \* \* a;*
\* @ \* > \* @ Υ)
) ]* @]* B~ R]* ) e]* ]* D~ ]* C~ ]* @ 6( > ]* > ]* ]* !) > ^* tw ^* ) a 8^* a m( x @ F ٱ) A^* J^* `^* H~ x^* @ B n) ^* @ ^* I~ ^* #) G~ } ( "
@ ) > F > ^* ^* j) ^* a _* @ ( _* @ R]* 1_* #) G~ B_* `( &
c z ?&) L~ Y_* M~ 6 N~ J~ E~ j_* ֢
a ") a _* @ K ) > _* 6( a _* _* ( M) > _* ֢
a _* _* ( M) > _* `* O~ %X) P~ "`* Q~ 6( +`* L`* m( @ Y`* R~ l`* ) ~`* `* `* ) `* P > K ) >
) > Z ) > ( ( @ ) i) > `* ) `* `* Fc F~ `( &
`* P > K ) >
) > Z ) > oM) {M) M) > ) ) ) @ ( 6 @ [$) $) gy
a* i) a* ( dy ݰ) K~ +a* P > K ) >
) > Z ) > ( ( @ ) Fa* P > K ) >
) > Z ) > ( p ) @ ) aa* P > K ) >
) > Z ) > ( b* @ ) {a* P > K ) >
) > Z ) > a* E* @ a* ) "! a* P > K ) >
) > Z ) > ( ) @ ) a* P > K ) >
) > Z ) > ( * @ ) b* P > K ) >
) > Z ) > ( R* @ ) !b* 0b* P > K ) >
) > Z ) > ( ( @ ) ~z Vb* }b* b* b* b* b* ( b* ^~ b* _~ b* @ b* c* $) $) c* a / @ c* ")
) *c* @ ( 8c* @ ) `~ Qc*
P > K ) >
) > Z ) > ( ) ) @ ( 6 @ ) ~z sc* P > K ) >
) > Z ) > ( ) ) @ ( 6 @ ) a* ( dy c* . m( @ t/ ! ) c* P > K ) >
) > Z ) > ( ) ) @ ( 6 @ } i) { c* P > K ) >
) > Z ) > ( π $) c* > Υ)
d* P > K ) >
) > Z ) > R]* ) 9d* . m( @ t/ R]* ) id* P > K ) > d* > Z ) > R]* d* d* . m( @ t/ 1_* ) d* P > K ) >
) > Z ) > 1_* ) e* P > *4 >
) > Z ) > 1_* ) K ) >
) > Z ) > ( Y^) @ ) Ve* @ 6(
) | we* e* m e* e* e*
P > *4 >
) > Z ) > ( p ) @ ) n~ ) * | e* P > K ) >
) > Z ) > a* E* @ a* ) f* ) e* S~ U( f* @ 6(
) !f* *f*
P > *4 >
) > Z ) > ( ) @ ) q~ ) * | Ff* P > K ) >
) > Z ) > a* E* @ a* ) "! rf* P > K ) >
) > Z ) > ( f* @ ) f* P > *4 >
) > Z ) > ( R* @ ) f* P > K ) >
) > Z ) > oM) {M) M) > ) ) ) @ ( 6 @ } i) { f* P > *4 >
) > Z ) > ( Y^) @ ) f* P > K ) >
) > Z ) > ( ) > g* > )g* P > K ) >
) > Z ) > ( ( @ ) ~z Pg* P > K ) >
) > Z ) > oM) {M) M) > ) ) ) @ ( 6 @ ) a* ( dy lg* . m( @ t/ ( ( @ ) g* . m( @ t/ ( a* ( z g* P > K ) >
) > Z ) > a* E* @ ) e* S~ U( g* . m( @ t/ ( ) @ ) g* . m( @ t/ ( * @ ) h* . m( @ t/ ( ) 6h* @ ( Ah* @ ) Lh* @ i) Wh* @ bh* P > K ) >
) > Z ) > ~h* a S* a g @ ) h* . [* @ t/ m* 6 @ * h* P > *4 >
) > Z ) > oM) {M) M) > ) ) ) @ ( h* a~ h* . m( @ t/ ( } @ ) i* . m( @ t/ ( Y^) @ ) i* P > K ) >
) > Z ) > ( =* @ ) > * > 9i* . m( @ t/ Υ) ) ^i* P > K ) >
) > Z ) > ( ~ i* i* 3 i* P > K ) >
) > Z ) > ( ) > g* > i* @ i* i* VN)
i* j* j* P > K ) >
) > Z ) > oM) {M) M) > ) > \) > ) ) @ ( 6 @ h* a~ *j* 6( ) ) q ]) =j* Hj* ~ ~ Lj* g>
) z _j* P > *4 >
) > Z ) > ( 9 ~ |j* . m( @ t/ ( j* @ ) j* P > *4 >
) > Z ) > ( j* @ ) j* P > K ) >
) > Z ) > ( 1 ~ j* . m( @ t/ ( > *4 > ) j* P > K ) >
) > Z ) > ( > *4 > ) k* @ 6( > C > ! ?k* Nk* kk* ~k* k* k* h -
v m @ c | @ q = @ k* P ƽ y L ` @ k* ~ | k* =~ @ k* k* v k* ~ A( x ~ l* L ` ?~ l* $l* ` 6l* i El* ` Rl* x jl* ` tl* ` ` H ` |l* l* # l* # @ i JX & k* ~ @ & l* k* v l* ` d H ` 0Q y l* @ l* A l* B ~ l* ( ƽ #x 9 Bw @ 6) # =) m* m ?} # @ ` m* 8 d @ H ` *m* [ l* x
~ x
~ x
~ w
~ x ~ ~ ~ ~ ~ 6y ~ ~ ~ ~ '~ Wm* nm* m* m* m* m* m* n* >n* [n* ~n* n* n* 1 ƽ #x @ ~ n* n* o* $o* 7o* Oo* fo* o* o* o* o* o* %p* Mp* kp* p* p* p* q* 0q* Zq* ( [ %X) @ rq* P q* ` B p q* q* +) | q* q* > K ) q*
) C J
p ") * * * VN) a q* ( _ ( q q*
r* ) "! r* 6r* >r* @ Jr* \r* {M) mr* 0 E*
@ r* p U * > ) r* r* r* r* ) r* ~ 5) r* @ r* > r* > s* ) > $s* > >s* Ys* " ms* $ s* & s* ' ) }y ( s* s* s* t* 3t* Pt* nt* t* % t* ' 6( t* m( @ t* X K ) u* ]) u* 6u* Ku* a;* cu* ( @ }u* X ") u* VN) u* ( u* X U * u* !) u* ) > u* > u* v* > v* > .v* `( |
Dv*
]) ev* 7) > wv* > v*
v* v* v* 6( { v* N)
) v* !b* w* > ) y 'w* Bw* Tw* fw* yw* w* ^) ( w* 0 w* 8 w* @ w* H x* P !x* $) 7x* Ix* v* bx* }x* x* x* a;* x* %%) @ () X x*
() ( x* X x* > ) y x* y* )y* g) 6y* H x* c P
) Dy* Qy* { ( , `y* vy* y* y* y* ") Ey
) ~ y*
y* y* z* z* 5z* Zz* ( z* 0 2) a 8 z* X K ) > z* z* @ ") ~ z* 6( {* %{* 4{* ( t) q 0
) A{* ( @ S{* X ") > ( ) d{* z* @ x{* X {* > ) y {* {* Gy {* { {* } {* { {* `y {* { |* y &|* z =|* ~ V|* ~ ^|* ~ c( { k|* { s|* ~ }|* ~ |* ~ |* }z |* { |* ~ |* ~ |* ~ 6( ~ |* . m( @ t/ ( f ~ |* P > K ) >
) > Z ) > }* }* !) C Kf > ) /}* P > K ) >
) > Z ) > oM) {M) M) > ) X}* f}* |}* ~
3 ~
~ $
~
~
0Q y }w >y }* ~
v g v ) * # * # }* ~
nz |) # #
lz }* ~
* v }* ~
N
v v }* ~
N
Lz ( # ƽ #x }* ~
0Q y }w >y Y
~* ~
9 Bw * * * & " * #~* ~
q} I~* ~
/{ 0Q y ) y t) 6{ - ,{ Az) # y ]~* ~
0Q y g v N
Lz x* 4w G
B} ?} ? 1 :} >} o~* ~
y 0Q y 0 z y F g
# ~* ~
g v X | . u ?} ~* ~
X | [
F M M ~* ~
m }) tz M M ~* ~
& { ~* ~
0Q y ~) y Y) ) 8{ y ty %
# + # ~*
| g v 9 Bw U
&
Ά) ~*
0Q y "y) Q| z) # (* F ~*
O d Or x* \{ " 8 *
0Q y x* 4w N
Lz *
F 0Q y F* [* ,*
) # ( Ui E*
0Q y & { \*
Ex 0Q y .} d! # g*
v _
y *
. ya | *
0Q y g v N
Lz d =} p
0Q y )A 5} (* m g v nz *
0Q y )A 5} u( # (* u g v u *
0Q y N
Lz .} u( # g v *
v g v 9 Bw U
&
r
v *
0Q y N
2z +* *
0Q y ya jz * " '*
O J\ qp " 8 9* M _ :* %
O J\ qp " 9* M _ R* ' k* .? {*
D) ~ 17 n * +
0Q y N
Lz * -
k* v yI v * /
@ J\ qp ! Rq Հ* 1 * % * * / =* 1 S* %
0Q y ~ i* 8
{) "z |) $z * :
˛ 17 m * < *
jz ,H m * ?
F n ȁ* A
F d |v ށ* C
F I) >w k* v n * E
m m 7m* m 6) u ! u * G
-
v yI v I) >w * I 1*
n E* L Y* I
$ y k* O
|v Y + # 1 z* Q * Q
_ p {) v d
T
_ p * v *
V <
V
_ p y) v z
Y
Y
_ p 0Q y d} # * \ Ⱦ
V
ƽ #x %X) 4- ~ * _
| 0Q y # * a
F ) 6{ Ȃ* c ߂* I *
*
q) Lz * h
y 0Q y + # 3* j
|v 8
l
y 0Q y t) nw 2 { @* n
#~ oO* m .( b O* p
z) u a* r
" & 4 & . {* t * %
q} * w
|v + # F ]| * y
| g v !
# * {
0Q y
nz
nz * }
{@* m q} Ӄ*
m nz ܃*
0Q y *
0Q y
*
S m q} *
v (* /} 0Q y *
0Q y N
Lz v dž } d ? y) H* } H* # y) 7*
0Q y N
Lz v dž } d ? y) H* h y) B*
v @ v Z* s* * * : * % * ' * :
a} ?} ߜ *
0Q y Ƅ* ܄*
0Q #x u( u *4 *
0Q y #
Bz * t@* *
0Q #x H $ ) # *4 $*
0Q y #
Bz q} 8*
e
x " Y * & L*
e
x " Y [ c*
0Q #x ( # *4 }*
0Q #x u( # *4 *
0Q #x ) # *4 *
0Q y #
Bz ȅ*
0Q #x p ) # *4 ݅*
0Q #x ( # *4 * *
Bz 0Q y =i) # *
0Q y *) n 0) m 7) d! ,*
0Q #x C) m =*
0Q y #
Bz q} X*
0Q #x k ) F ) 8 k*
0Q #x %) u *4 *
0Q #x %) # *4 *
0Q #x =) u *4 *
0Q #x =) # *4 *
0Q y ( +} u ?} u ߜ ц*
0Q y u ?} )A 2z *
0Q y u ?} 2z *
0Q y ( +} u ߜ *
0Q y ( +} 2*
0Q y N
2z H*
0Q y )A 2z ]*
0Q y 2z z*
Y kz *
0Q y P * # * m N
2z b. u *
0Q y N
2z u ߜ A* F *
kz 0Q y z+* z Ї*
kz *
0Q y +* # *
0Q y =) u *
0Q y =) # #* :* x [* z
y }) 8 ~*
y *
w , *
w Lj* ߈*
} H* } *
X | *
< 0Q @y x* v *
kz M `} |) # <*
|v I*
x* v ya f*
|v 2 |v v*
g v [ # Z 1
# I) >w *
g v [ # Z 1
# *
v
|v ya v x* z I) >w *
dž) v I) >w ȉ*
|v ۉ*
|v + # *
| g Y|
*
v g v ) * # /*
v g v * # * # @*
) dw :*
9) v [*
| g v * # * # l*
1 v *
p) v *
{) v [ ; *
F
y V
y *
* v h
# * O ъ* * z
0Q y + # * # *
v 7* &
v N
v d! # S* (
v k* *
v * ,
N
v d! # * . * * ϋ*
I/ v * 2
0Q y * 4
nz $ ) # #
lz !* 6
"z |) $z 2* 8
{) "z y B* :
Y( v j( $w S* <
I/ v I) >w e* >
{) v x* * I) >w r) @
mw N
v t) nw W) B
g v q) Lz x* 4w }* D
0Q y ( | u ?} * F
y) v x* 4w "* H
v j( w * J
g
v j( +w ::* L
v g v j( w $* N
y 0Q ;y * P ڌ* 4 *
ya jz W hb Qz * T
ya jz hb Qz "* V 8*
) v I) >w Q* Y d*
* dw y* \
g v * ^
0Q y u( # *4 * `
>* v * b
v ٍ* d *
6* |v * g
* v * i
) v [ # #* k
I/ v 6* m
v O* o
q) Lz b* q
0 mw v* s
F v * u * q
N
v * x
T) v Ύ* z
#
v * |
S v * ~ * +* 4 C* 4 X* 4 q*
0Q y Em* F Mm* & *
0Q y *4 * * 4
0Q y
} F N
F * ԏ* b
0Q y 4) z *
r| * $*
N
v :* K*
0Q y
} F N
F \* n*
17 m *
n | * *
j ~ m * ϐ*
Y) v y *
0Q y "y) Q| z) * *
#
lz f) .*
0Q y + # Y) y ty C* X* k* * 4
0Q y Y) y ty *
{) v @ v *
0Q y + # *
{) v ّ*
v g v * * Q
y V
y *
#x
y L* # (( u 1*
r EX) Xx g) N*
d |v ֯ d! # 4-
e*
d |v ֯ d! # u
/(
{*
d |v ֯ d! # Y *
N
v x* 7w ) * À
_
y * ŀ
N
v v ) v Ғ* ǀ
N
v v ) v * ɀ
N
v ) 7w ) ) 4w * ˀ
q) Lz D{ * ̀ +* @*
I) >w X* р * р * р * р '* р V* р * р * р ݔ* р * р 9* р m* р * р ȕ* р * р 0* р r* р * р ߖ* р * р 3* р ]* р * р * р * x * #
X | * +*
F {M* i| O) c| O ?*
nz
nz X*
* v $ * i*
* v Y * * * * * {*
y) v B * *
>* v 2p *
1 w Ø*
v |) X]) *
|v zM *
|v d! # zM *
y) v x* 7w ) 2%*
|) v x* ) = *
d |v d! # 1 9 F $*
S v (* r (* # %*
8* P* x a* 4
0Q y tM*
~ j v*
{) v @ v *
9 Bw M ^) pA
& *
d |v + # *
v ͙*
y) v v ) v F *
y) v v ) v *
y) v v ) v F *
y) v v ) v #*
|) v v ) v =* !
v S* # j* ?
|v s) + # }) v ) چ v v ) Y ) * &
y + # * (
N
2z * * Ś* z ޚ* x * ~
Y( v
v * /
|v zM H* * 1
0Q y $ y Y 1* 3
|v d! # 1 B R* 5
|v d! # 1 >o d* 7
|v d! # zM w* 9
ƽ #x $ y Y ( * ;
0Q y + # $ y Y * =
y) v ) 7w ) ) 4w * ?
|) v :* ӛ* A
>* v I) >w * C
I/ v Y) I) >w * E
N
Lz f) ѽ m B M ( Y * G &* G
#
lz f) ѽ m B M ( Y :* J
v g v e
v x* I) >w O* L
v g v > & * & U
&
r
v a* N
v g v 1 & * & w & -
r
v I) >w u* P * 7 * 9
m aa
%y * T
v J
v [ > & * & U
& .* ?* v ќ* V
{) v r) X * 4 *
d |v + # d w * \ 2* G* 4
d |v ֯ d! # ٯ & Y* `
d |v ֯ d! # F m* b
X | ~_ $ * * * * * d * C
#
Bz y * g Ɲ* * 4 * * 4 .* Q* 4 q* * 4 * Ӟ* 4 * * 4 ** E* 4 ]* 4 z* 4 * * 4
v * {
y V
y * } *
0Q #x aa
%y -*
aa
%y D*
&* 2z ]* n* 4 * 4 * * 4
| 0Q y
* ֠* &? * 4
C* m M Kp M X | [ *
|v + # $) * +*
0Q y N
2z u ?} u C*
0Q y d! V* o* 5
|v ܜ
*
0Q y k
8 *
0Q y u
pA * ޡ* 7 * 9
|v k) V{ *
|v ښ
pA 4*
|v
u Y*
d |v + # zM v*
* v " & * *
) y * ˢ* :
x* v *
N
Lz d dž } ? y) H* * > H* F Ec F *
{ 0Q y ,) { o* F * 3* 4
x* v Q* q*
N
Lz dž G} d m y) m t
& H* h H* # *
N
v ~) y Y) d! # *
0Q y ~) y *
N
v Y) ǣ*
0Q y B ݣ*
F ( y # Y) y * * %* A* _* 4
Pz y) d C* u - n M * ȁ
f% y{ , * ʁ
f% y{ * ́
0Q y n | * ˤ* ʁ פ* ́ * z * x * ʁ * ́
N
Lz H* dž G} &* ց 4*
m 0Q y Z _ M ? M [ F* ف
X | C* # . [* ہ x*
0Q y (D } X | Z [ * ށ
C* m * M * * 4
y) v ( # v (D } C* F ĥ*
0Q y ( # (D } C* F إ*
0Q y N
v *
0Q y ( # C* } (D } C* F *
X | g v
* 2* M* 4 e*
0Q y d }
y*
0Q y C* } X | . *
X | [ *
X | [ M M ۦ*
X | .
F * %* =*
X | &
. [ [*
S Pz H* '
v p* * I
0Q y N
Lz (* <} (* * *
X | M* M JM* u [ # *
X | L* & M* M JM* u [ # WM* F ӧ*
X | hM* | lM* & M* M JM* u [ # *
) -{ ) F F +{ *
*
nz @ v |) F *
& { ** :* C J* I
0Q y [ ? B f' F N
Lz Y* m*
& { ( # *
0Q #x + ) m X
M 7 F *
& { *
|v Y) y *
| g v 9 Bw U
&
R F Ά) Ψ* ٨*
v g v
Or 1 & * & w & -
r
v
!
& { * F * # *
& { * m * &
} v * (
* m v & g v /* * M* '
0Q y + # # ^A # W* -
Ÿ) m ) m l* /
N
Lz } d ? y) H* F v* 1
0Q y + # 1 B u{ x* v * 3
0Q y g> E} d N
Lz >} * 5 *
Ÿ) m ) m * 8
1 v
Z| * : *
_
y #) ũ* = Ω* % ة* '
x* 4w * A * * I
) y * E
N
Lz @ v |) ? |) F A* G
J I* I
y
v Us m T* K d* C ib_ah_flags IB_AH_GRH rdma_remove_reason RDMA_REMOVE_DESTROY RDMA_REMOVE_CLOSE RDMA_REMOVE_DRIVER_REMOVE RDMA_REMOVE_ABORT RDMA_REMOVE_DRIVER_FAILURE ucontext_lock default_async_file hw_destroy_rwsem uobjects_lock uobjects umap_lock umaps disassociate_page disassociation_lock mad_hdr owning_mm is_odp ib_mad_hdr base_version mgmt_class class_version class_specific attr_mod mlx5_cmd_layout in_ptr out_ptr status_own health_buffer assert_var assert_exit_ptr assert_callra rfr_severity irisc_index ext_synd mlx5_init_seg fw_rev cmdif_rev_fw_sub cmdq_addr_h cmdq_addr_l_sz cmd_dbell initializing health cmd_exec_to cmd_q_init_to internal_timer_h internal_timer_l health_counter real_time_h real_time_l rsvd5 ieee1588_clk ieee1588_clk_type clr_intx mlx5_nb port_state_policy MLX5_POLICY_DOWN MLX5_POLICY_UP MLX5_POLICY_FOLLOW MLX5_POLICY_INVALID mlx5_coredev_type MLX5_COREDEV_PF MLX5_COREDEV_VF MLX5_COREDEV_SF mlx5_core_dev coredev_type pci_status_mutex pci_status rev_id board_id iseg_base iseg bar_addr intf_state_mutex intf_state issi mlx5e_res vxlan geneve fpga clock_state clock_info rsc_dump vsc_addr hv_vhca num_block_tc num_block_ipsec macsec_fs macsec_nh num_ipsec_offloads wc_state wc_state_lock mlx5_cmdif_state MLX5_CMDIF_STATE_UNINITIALIZED MLX5_CMDIF_STATE_UP MLX5_CMDIF_STATE_DOWN mlx5_cmd_first mlx5_cmd_msg cmd_msg_cache max_inbox_size num_ent mlx5_cmd_mailbox mlx5_cmd_debug out_msg cmdif_rev log_sz log_stride max_reg_cmds pages_sem throttle_sem unprivileged_sem privileged_uids mlx5_cmd cmd_alloc_buf alloc_dma token_lock wq_name allowed_opcode ent_arr dbg checksum_disabled mlx5_cmd_work_ent uout uout_size cb_timeout_work slotted lay page_queue ts1 ts2 mlx5_uars_page bfregs reg_bitmap fp_bitmap reg_avail fp_avail mlx5_bfreg_head mlx5_bfreg_data reg_head wc_head mlx5_sq_bfreg mlx5_core_health miss_counter fatal_error crdump_size fatal_report_work report_work fw_reporter fw_fatal_reporter vnic_reporter update_fw_log_ts_work mlx5_vf_context port_guid port_guid_valid node_guid_valid mlx5_core_sriov vfs_ctx max_ec_vfs mlx5_rl_entry rl_raw dedicated mlx5_rl_table rl_lock rl_entry mlx5_core_roce allow_rule mlx5_flow_table mlx5_flow_group mlx5_flow_handle mlx5_adev mlx5_debugfs_entries qp_debugfs eq_debugfs cq_debugfs cmdif_debugfs pages_debugfs lag_debugfs mlx5_priv irq_table eq_table pg_nb pg_wq page_root_xa reg_pages fw_pages page_counters fw_pages_alloc_failed give_pages_dropped reclaim_pages_discard pgdir_mutex pgdir_list adev_idx sw_vhca_id vhca_events steering mpfs eswitch devc hca_devcom_comp fw_reset fc_stats rl_table ft_pool uar vhca_state_notifier sf_dev_table parent_mdev sf_hw_table sf_table lag_nh mlx5_irq_table mlx5_eq_table mlx5_events mlx5_vhca_events mlx5_flow_steering mlx5_mpfs mlx5_eswitch mlx5_lag mlx5_devcom_dev mlx5_devcom_comp_dev mlx5_fw_reset mlx5_fc_stats mlx5_ft_pool mlx5_vhca_state_notifier mlx5_sf_dev_table mlx5_sf_hw_table mlx5_sf_table mlx5_device_state MLX5_DEVICE_STATE_UP MLX5_DEVICE_STATE_INTERNAL_ERROR mlx5_pci_status MLX5_PCI_STATUS_DISABLED MLX5_PCI_STATUS_ENABLED mlx5_td tirs_list tdn mlx5e_hw_objs pdn mkey bfreg tisn tisn_valid mlx5e_resources hw_objs uplink_netdev uplink_netdev_lock dek_priv mlx5_crypto_dek_priv mlx5_rsvd_gids mlx5_profile log_max_qp num_cmd_caches mr_cache mlx5_hca_cap mlx5_wc_state MLX5_WC_STATE_UNINITIALIZED MLX5_WC_STATE_UNSUPPORTED MLX5_WC_STATE_SUPPORTED hca pcam mcam qcam embedded_cpu reserved_gids roce_en mlx5_timeouts mlx5_dm memic_alloc_pages mlx5_st mlx5_vxlan mlx5_geneve mlx5_fpga_device mlx5_clock mlx5_clock_dev_state mlx5_ib_clock_info overflow_period mlx5_fw_tracer mlx5_rsc_dump mlx5_hv_vhca mlx5_hwmon mlx5_macsec_fs mlx5_sd mlx5_cmd_cbk_t mlx5_async_ctx num_inflight inflight_done mlx5_fc dc_key rlid udp_sport mlx5_av dqp_dct stat_rate_sl fl_mlid rmac grh_gid_fl mlx5_ib_ah ibah xmit_port mlx5_ib_create_ah_resp rdma_lookup_mode UVERBS_LOOKUP_READ UVERBS_LOOKUP_WRITE UVERBS_LOOKUP_DESTROY uverbs_obj_type_class alloc_begin alloc_commit alloc_abort lookup_get lookup_put destroy_hw remove_handle swap_uobjects uverbs_obj_type type_class ib_uverbs_device ib_uverbs_async_event_file num_elems enum_def uverbs_attr_spec zero_trailing alloc_and_copy mandatory is_udata objs_arr uverbs_attr_def uverbs_method_def uverbs_object_def type_attrs num_methods object_id command_num is_ex has_udata has_resp object_start func_is_supported func_write chain_obj_tree needs_fn_offset uverbs_ptr_attr uattr_idx enum_id uverbs_obj_attr attr_elm uverbs_api_attr uverbs_objs_arr_attr ptr_attr obj_attr objs_arr_attr uverbs_attr driver_udata ucore attr_present uverbs_attr_bundle_hdr mlx5_srq_table mlx5_qp_table dct_xa mlx5_ib_anchor fg_goto_table fg_drop rule_goto_table rule_drop rule_goto_table_ref mlx5_ib_flow_prio mlx5_ib_dev data_direct_dev data_direct_lock mdev_events lag_events cap_mask_mutex ib_active lag_active fill_delay umrc devr mkey_var slow_path_mutex odp_max_size odp_eq_mutex odp_pf_eq odp_mkeys flow_db reset_flow_resource_lock data_direct_mr_list fp_bfreg delay_drop umr_fence ib_dev_list devx_whitelist_uid srq_table qp_table async_ctx devx_event_table var_table pkey_table_len lag_ports mkeys ddr macsec num_plane smi_dev sub_dev_name mlx5_ib_flow_db prios egress_prios sniffer egress rdma_rx rdma_tx opfcs lag_demux_ft rdma_transport_rx rdma_transport_tx mlx5_ib_gsi_qp rx_qp outstanding_wrs outstanding_pi outstanding_ci num_qps tx_qps mlx5_ib_gsi_wr umr_common mlx5_mkey_cache rb_lock fs_root last_add mlx5_ib_port_resources pkey_change_work mlx5_data_direct_resources mlx5_ib_resources c0 xrcdn0 xrcdn1 p0 s0 srq_lock mlx5_ib_op_fc mlx5_ib_counters num_q_counters num_cong_counters num_ext_ppcnt_counters num_op_counters set_id mlx5_ib_multiport mpi_lock mlx5_ib_multiport_info unref_comp mdev_refcnt unaffiliate mlx5_roce mdev_nb tracking_netdev tx_port_affinity native_port_num mlx5_ib_port dbg_cc_params mlx5_ib_dbg_cc_params mlx5_eswitch_rep mlx5_reserved_gids mlx5_ib_dbg_param mlx5_ib_delay_drop delay_drop_work events_cnt rqs_cnt dir_debugfs mlx5_ib_stage mlx5_ib_profile mlx5_ib_lb_state user_td qps mlx5_ib_pf_eq irq_nb mlx5_eq mlx5_devx_event_table devx_nb event_xa_lock event_xa mlx5_var_table bitmap_lock hw_start_addr stride_size num_var_hw_entries mlx5_port_caps has_smi ext_port_cap mlx5_special_mkeys dump_fill_mkey null_mkey terminate_scatter_list_mkey mlx5_macsec macsec_devices_list blocking_events_nb mlx5_data_direct_dev init_attr MLX5_CMD_OP_QUERY_HCA_CAP MLX5_CMD_OP_QUERY_ADAPTER MLX5_CMD_OP_INIT_HCA MLX5_CMD_OP_TEARDOWN_HCA MLX5_CMD_OP_ENABLE_HCA MLX5_CMD_OP_DISABLE_HCA MLX5_CMD_OP_QUERY_PAGES MLX5_CMD_OP_MANAGE_PAGES MLX5_CMD_OP_SET_HCA_CAP MLX5_CMD_OP_QUERY_ISSI MLX5_CMD_OP_SET_ISSI MLX5_CMD_OP_SET_DRIVER_VERSION MLX5_CMD_OP_QUERY_SF_PARTITION MLX5_CMD_OP_ALLOC_SF MLX5_CMD_OP_DEALLOC_SF MLX5_CMD_OP_SUSPEND_VHCA MLX5_CMD_OP_RESUME_VHCA MLX5_CMD_OP_QUERY_VHCA_MIGRATION_STATE MLX5_CMD_OP_SAVE_VHCA_STATE MLX5_CMD_OP_LOAD_VHCA_STATE MLX5_CMD_OP_CREATE_MKEY MLX5_CMD_OP_QUERY_MKEY MLX5_CMD_OP_DESTROY_MKEY MLX5_CMD_OP_QUERY_SPECIAL_CONTEXTS MLX5_CMD_OP_PAGE_FAULT_RESUME MLX5_CMD_OP_ALLOC_MEMIC MLX5_CMD_OP_DEALLOC_MEMIC MLX5_CMD_OP_MODIFY_MEMIC MLX5_CMD_OP_CREATE_EQ MLX5_CMD_OP_DESTROY_EQ MLX5_CMD_OP_QUERY_EQ MLX5_CMD_OP_GEN_EQE MLX5_CMD_OP_CREATE_CQ MLX5_CMD_OP_DESTROY_CQ MLX5_CMD_OP_QUERY_CQ MLX5_CMD_OP_MODIFY_CQ MLX5_CMD_OP_CREATE_QP MLX5_CMD_OP_DESTROY_QP MLX5_CMD_OP_RST2INIT_QP MLX5_CMD_OP_INIT2RTR_QP MLX5_CMD_OP_RTR2RTS_QP MLX5_CMD_OP_RTS2RTS_QP MLX5_CMD_OP_SQERR2RTS_QP MLX5_CMD_OP_2ERR_QP MLX5_CMD_OP_2RST_QP MLX5_CMD_OP_QUERY_QP MLX5_CMD_OP_SQD_RTS_QP MLX5_CMD_OP_INIT2INIT_QP MLX5_CMD_OP_CREATE_PSV MLX5_CMD_OP_DESTROY_PSV MLX5_CMD_OP_CREATE_SRQ MLX5_CMD_OP_DESTROY_SRQ MLX5_CMD_OP_QUERY_SRQ MLX5_CMD_OP_ARM_RQ MLX5_CMD_OP_CREATE_XRC_SRQ MLX5_CMD_OP_DESTROY_XRC_SRQ MLX5_CMD_OP_QUERY_XRC_SRQ MLX5_CMD_OP_ARM_XRC_SRQ MLX5_CMD_OP_CREATE_DCT MLX5_CMD_OP_DESTROY_DCT MLX5_CMD_OP_DRAIN_DCT MLX5_CMD_OP_QUERY_DCT MLX5_CMD_OP_ARM_DCT_FOR_KEY_VIOLATION MLX5_CMD_OP_CREATE_XRQ MLX5_CMD_OP_DESTROY_XRQ MLX5_CMD_OP_QUERY_XRQ MLX5_CMD_OP_ARM_XRQ MLX5_CMD_OP_QUERY_XRQ_DC_PARAMS_ENTRY MLX5_CMD_OP_SET_XRQ_DC_PARAMS_ENTRY MLX5_CMD_OP_QUERY_XRQ_ERROR_PARAMS MLX5_CMD_OP_RELEASE_XRQ_ERROR MLX5_CMD_OP_MODIFY_XRQ MLX5_CMD_OP_QUERY_ESW_FUNCTIONS MLX5_CMD_OP_QUERY_VPORT_STATE MLX5_CMD_OP_MODIFY_VPORT_STATE MLX5_CMD_OP_QUERY_ESW_VPORT_CONTEXT MLX5_CMD_OP_MODIFY_ESW_VPORT_CONTEXT MLX5_CMD_OP_QUERY_NIC_VPORT_CONTEXT MLX5_CMD_OP_MODIFY_NIC_VPORT_CONTEXT MLX5_CMD_OP_QUERY_ROCE_ADDRESS MLX5_CMD_OP_SET_ROCE_ADDRESS MLX5_CMD_OP_QUERY_HCA_VPORT_CONTEXT MLX5_CMD_OP_MODIFY_HCA_VPORT_CONTEXT MLX5_CMD_OP_QUERY_HCA_VPORT_GID MLX5_CMD_OP_QUERY_HCA_VPORT_PKEY MLX5_CMD_OP_QUERY_VNIC_ENV MLX5_CMD_OP_QUERY_VPORT_COUNTER MLX5_CMD_OP_ALLOC_Q_COUNTER MLX5_CMD_OP_DEALLOC_Q_COUNTER MLX5_CMD_OP_QUERY_Q_COUNTER MLX5_CMD_OP_SET_MONITOR_COUNTER MLX5_CMD_OP_ARM_MONITOR_COUNTER MLX5_CMD_OP_SET_PP_RATE_LIMIT MLX5_CMD_OP_QUERY_RATE_LIMIT MLX5_CMD_OP_CREATE_SCHEDULING_ELEMENT MLX5_CMD_OP_DESTROY_SCHEDULING_ELEMENT MLX5_CMD_OP_QUERY_SCHEDULING_ELEMENT MLX5_CMD_OP_MODIFY_SCHEDULING_ELEMENT MLX5_CMD_OP_CREATE_QOS_PARA_VPORT MLX5_CMD_OP_DESTROY_QOS_PARA_VPORT MLX5_CMD_OP_ALLOC_PD MLX5_CMD_OP_DEALLOC_PD MLX5_CMD_OP_ALLOC_UAR MLX5_CMD_OP_DEALLOC_UAR MLX5_CMD_OP_CONFIG_INT_MODERATION MLX5_CMD_OP_ACCESS_REG MLX5_CMD_OP_ATTACH_TO_MCG MLX5_CMD_OP_DETACH_FROM_MCG MLX5_CMD_OP_GET_DROPPED_PACKET_LOG MLX5_CMD_OP_MAD_IFC MLX5_CMD_OP_QUERY_MAD_DEMUX MLX5_CMD_OP_SET_MAD_DEMUX MLX5_CMD_OP_NOP MLX5_CMD_OP_ALLOC_XRCD MLX5_CMD_OP_DEALLOC_XRCD MLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN MLX5_CMD_OP_DEALLOC_TRANSPORT_DOMAIN MLX5_CMD_OP_QUERY_CONG_STATUS MLX5_CMD_OP_MODIFY_CONG_STATUS MLX5_CMD_OP_QUERY_CONG_PARAMS MLX5_CMD_OP_MODIFY_CONG_PARAMS MLX5_CMD_OP_QUERY_CONG_STATISTICS MLX5_CMD_OP_ADD_VXLAN_UDP_DPORT MLX5_CMD_OP_DELETE_VXLAN_UDP_DPORT MLX5_CMD_OP_SET_L2_TABLE_ENTRY MLX5_CMD_OP_QUERY_L2_TABLE_ENTRY MLX5_CMD_OP_DELETE_L2_TABLE_ENTRY MLX5_CMD_OP_SET_WOL_ROL MLX5_CMD_OP_QUERY_WOL_ROL MLX5_CMD_OP_CREATE_LAG MLX5_CMD_OP_MODIFY_LAG MLX5_CMD_OP_QUERY_LAG MLX5_CMD_OP_DESTROY_LAG MLX5_CMD_OP_CREATE_VPORT_LAG MLX5_CMD_OP_DESTROY_VPORT_LAG MLX5_CMD_OP_CREATE_TIR MLX5_CMD_OP_MODIFY_TIR MLX5_CMD_OP_DESTROY_TIR MLX5_CMD_OP_QUERY_TIR MLX5_CMD_OP_CREATE_SQ MLX5_CMD_OP_MODIFY_SQ MLX5_CMD_OP_DESTROY_SQ MLX5_CMD_OP_QUERY_SQ MLX5_CMD_OP_CREATE_RQ MLX5_CMD_OP_MODIFY_RQ MLX5_CMD_OP_SET_DELAY_DROP_PARAMS MLX5_CMD_OP_DESTROY_RQ MLX5_CMD_OP_QUERY_RQ MLX5_CMD_OP_CREATE_RMP MLX5_CMD_OP_MODIFY_RMP MLX5_CMD_OP_DESTROY_RMP MLX5_CMD_OP_QUERY_RMP MLX5_CMD_OP_CREATE_TIS MLX5_CMD_OP_MODIFY_TIS MLX5_CMD_OP_DESTROY_TIS MLX5_CMD_OP_QUERY_TIS MLX5_CMD_OP_CREATE_RQT MLX5_CMD_OP_MODIFY_RQT MLX5_CMD_OP_DESTROY_RQT MLX5_CMD_OP_QUERY_RQT MLX5_CMD_OP_SET_FLOW_TABLE_ROOT MLX5_CMD_OP_CREATE_FLOW_TABLE MLX5_CMD_OP_DESTROY_FLOW_TABLE MLX5_CMD_OP_QUERY_FLOW_TABLE MLX5_CMD_OP_CREATE_FLOW_GROUP MLX5_CMD_OP_DESTROY_FLOW_GROUP MLX5_CMD_OP_QUERY_FLOW_GROUP MLX5_CMD_OP_SET_FLOW_TABLE_ENTRY MLX5_CMD_OP_QUERY_FLOW_TABLE_ENTRY MLX5_CMD_OP_DELETE_FLOW_TABLE_ENTRY MLX5_CMD_OP_ALLOC_FLOW_COUNTER MLX5_CMD_OP_DEALLOC_FLOW_COUNTER MLX5_CMD_OP_QUERY_FLOW_COUNTER MLX5_CMD_OP_MODIFY_FLOW_TABLE MLX5_CMD_OP_ALLOC_PACKET_REFORMAT_CONTEXT MLX5_CMD_OP_DEALLOC_PACKET_REFORMAT_CONTEXT MLX5_CMD_OP_QUERY_PACKET_REFORMAT_CONTEXT MLX5_CMD_OP_ALLOC_MODIFY_HEADER_CONTEXT MLX5_CMD_OP_DEALLOC_MODIFY_HEADER_CONTEXT MLX5_CMD_OP_QUERY_MODIFY_HEADER_CONTEXT MLX5_CMD_OP_FPGA_CREATE_QP MLX5_CMD_OP_FPGA_MODIFY_QP MLX5_CMD_OP_FPGA_QUERY_QP MLX5_CMD_OP_FPGA_DESTROY_QP MLX5_CMD_OP_FPGA_QUERY_QP_COUNTERS MLX5_CMD_OP_CREATE_GENERAL_OBJECT MLX5_CMD_OP_MODIFY_GENERAL_OBJECT MLX5_CMD_OP_QUERY_GENERAL_OBJECT MLX5_CMD_OP_DESTROY_GENERAL_OBJECT MLX5_CMD_OP_CREATE_UCTX MLX5_CMD_OP_DESTROY_UCTX MLX5_CMD_OP_CREATE_UMEM MLX5_CMD_OP_DESTROY_UMEM MLX5_CMD_OP_SYNC_STEERING MLX5_CMD_OP_QUERY_VHCA_STATE MLX5_CMD_OP_MODIFY_VHCA_STATE MLX5_CMD_OP_SYNC_CRYPTO MLX5_CMD_OP_ALLOW_OTHER_VHCA_ACCESS MLX5_CMD_OP_GENERATE_WQE MLX5_CMD_OPCODE_QUERY_VUID MLX5_CMD_OP_MAX mlx5_ifc_cmd_hca_cap_bits reserved_at_0 page_request_disable abs_native_port_num reserved_at_8 shared_object_to_user_object_allowed reserved_at_13 vhca_resource_manager hca_cap_2 create_lag_when_not_master_up event_on_vhca_state_teardown_request event_on_vhca_state_in_use event_on_vhca_state_active event_on_vhca_state_allocated event_on_vhca_state_invalid reserved_at_28 vhca_id reserved_at_40 log_max_srq_sz log_max_qp_sz event_cap reserved_at_91 isolate_vl_tc_new reserved_at_94 prio_tag_required reserved_at_99 reserved_at_a0 ece_support reserved_at_a4 reg_c_preserve reserved_at_aa log_max_srq reserved_at_b0 uplink_follow ts_cqe_to_dest_cqn reserved_at_b3 go_back_n reserved_at_ba max_sgl_for_optimized_performance log_max_cq_sz relaxed_ordering_write_umr relaxed_ordering_read_umr reserved_at_d2 virtio_net_device_emualtion_manager virtio_blk_device_emualtion_manager log_max_cq log_max_eq_sz relaxed_ordering_write relaxed_ordering_read_pci_enabled log_max_mkey reserved_at_f0 repeated_mkey reserved_at_f9 fast_teardown log_max_eq max_indirection fixed_buffer_size log_max_mrw_sz force_teardown reserved_at_111 log_max_bsf_list_size umr_extended_translation_offset log_max_klm_list_size reserved_at_120 qpc_extension reserved_at_123 log_max_ra_req_dc reserved_at_130 eth_wqe_too_small reserved_at_133 vnic_env_cq_overrun log_max_ra_res_dc reserved_at_140 release_all_pages must_not_use reserved_at_147 roce_accl log_max_ra_req_qp reserved_at_150 log_max_ra_res_qp end_pad cc_query_allowed cc_modify_allowed cache_line_128byte reserved_at_165 rts2rts_qp_counters_set_id reserved_at_16a vnic_env_int_rq_oob sbcam_reg reserved_at_16e qcam_reg gid_table_size out_of_seq_cnt vport_counters retransmission_q_counters modify_rq_counter_set_id rq_delay_drop max_qp_cnt pkey_table_size vport_group_manager vhca_group_manager ib_virt eth_virt vnic_env_queue_counters ets nic_flow_table eswitch_manager device_memory mcam_reg pcam_reg port_module_event enhanced_error_q_counters ports_check reserved_at_1b3 disable_link_up beacon_led reserved_at_1c0 pps_modify log_max_msg reserved_at_1c8 max_tc temp_warn_event general_notification_event reserved_at_1d3 rol_s rol_g reserved_at_1d8 wol_s wol_g wol_a wol_b wol_m wol_u wol_p stat_rate_support reserved_at_1f0 pci_sync_for_fw_update_event reserved_at_1f2 init2_lag_tx_port_affinity reserved_at_1fa wqe_based_flow_table_update_cap cqe_version compact_address_vector striding_rq reserved_at_202 ipoib_enhanced_offloads ipoib_basic_offloads reserved_at_205 repeated_block_disabled umr_modify_entity_size_disabled umr_modify_atomic_disabled umr_indirect_mkey_disabled dc_req_scat_data_cqe reserved_at_20d drain_sigerr cmdif_checksum sigerr_cqe reserved_at_213 wq_signature sctr_data_cqe reserved_at_216 sho tph dct eth_net_offloads reserved_at_21f cq_oi cq_resize cq_moderation cq_period_mode_modify reserved_at_224 cq_eq_remap block_lb_mc reserved_at_229 scqe_break_moderation cq_period_start_from_cqe reserved_at_22d apm vector_calc umr_ptr_rlky imaicl qp_packet_based reserved_at_233 qkv pkv set_deth_sqpn reserved_at_239 ud uar_4k reserved_at_241 fl_rc_qp_when_roce_disabled regexp_params uar_sz port_selection_cap nic_cap_reg umem_uid_0 reserved_at_253 log_pg_sz bf pad_tx_eth_packet reserved_at_263 mkey_by_name reserved_at_267 log_bf_reg_size disciplined_fr_counter reserved_at_271 qp_error_syndrome reserved_at_274 lag_dct lag_tx_port_affinity lag_native_fdb_selection reserved_at_27a lag_master num_lag_ports reserved_at_280 max_wqe_sz_sq reserved_at_2a0 mkey_pcie_tph reserved_at_2a8 shampo reserved_at_2ac max_wqe_sz_rq max_flow_counter_31_16 max_wqe_sz_sq_dc reserved_at_2e0 max_qp_mcg reserved_at_300 flow_counter_bulk_alloc log_max_mcg reserved_at_320 log_max_transport_domain reserved_at_328 relaxed_ordering_read log_max_pd dp_ordering_ooo_all_ud dp_ordering_ooo_all_uc dp_ordering_ooo_all_xrc dp_ordering_ooo_all_dc dp_ordering_ooo_all_rc pcie_reset_using_hotreset_method pci_sync_for_fw_update_with_driver_unload vnic_env_cnt_steering_fail vport_counter_local_loopback q_counter_aggregation q_counter_other_vport log_max_xrcd nic_receive_steering_discard receive_discard_vport_down transmit_discard_vport_down eq_overrun_count reserved_at_344 invalid_command_count quota_exceeded_count reserved_at_347 log_max_flow_counter_bulk max_flow_counter_15_0 reserved_at_360 log_max_rq reserved_at_368 log_max_sq reserved_at_370 log_max_tir reserved_at_378 log_max_tis basic_cyclic_rcv_wqe reserved_at_381 log_max_rmp reserved_at_388 log_max_rqt reserved_at_390 log_max_rqt_size reserved_at_398 log_max_tis_per_sq ext_stride_num_range roce_rw_supported log_max_current_uc_list_wr_supported log_max_stride_sz_rq reserved_at_3a8 log_min_stride_sz_rq reserved_at_3b0 log_max_stride_sz_sq reserved_at_3b8 log_min_stride_sz_sq hairpin reserved_at_3c1 log_max_hairpin_queues reserved_at_3c8 log_max_hairpin_wq_data_sz reserved_at_3d0 log_max_hairpin_num_packets reserved_at_3d8 log_max_wq_sz nic_vport_change_event disable_local_lb_uc disable_local_lb_mc log_min_hairpin_wq_data_sz reserved_at_3e8 silent_mode vhca_state log_max_vlan_list reserved_at_3f0 log_max_current_mc_list reserved_at_3f8 log_max_current_uc_list general_obj_types sq_ts_format rq_ts_format steering_format_version create_qp_start_hint reserved_at_460 ats cross_vhca_rqt log_max_uctx reserved_at_468 ipsec_offload log_max_umem max_num_eqs reserved_at_480 tls_tx tls_rx log_max_l2_table reserved_at_488 log_uar_page_sz reserved_at_4a0 device_frequency_mhz device_frequency_khz reserved_at_500 num_of_uars_per_page flex_parser_protocols max_geneve_tlv_options reserved_at_568 max_geneve_tlv_option_data_len reserved_at_570 adv_rdma reserved_at_572 adv_virtualization reserved_at_57a reserved_at_580 log_max_dci_stream_channels reserved_at_590 log_max_dci_errored_streams reserved_at_598 reserved_at_5a0 enhanced_cqe_compression reserved_at_5b1 crossing_vhca_mkey log_max_dek reserved_at_5b8 mini_cqe_resp_stride_index cqe_128_always cqe_compression_128 cqe_compression cqe_compression_timeout cqe_compression_max_num reserved_at_5e0 flex_parser_id_gtpu_dw_0 reserved_at_5ec rndv_offload_rc rndv_offload_dc log_tag_matching_list_sz reserved_at_5f8 log_max_xrq affiliate_nic_vport_criteria num_vhca_ports flex_parser_id_gtpu_teid reserved_at_61c sw_owner_id reserved_at_61f max_num_of_monitor_counters num_ppcnt_monitor_counters max_num_sf num_q_monitor_counters reserved_at_660 sf_set_partition reserved_at_682 log_max_sf apu reserved_at_689 migration reserved_at_68e log_min_sf_size max_num_sf_partitions uctx_cap reserved_at_6c0 flex_parser_id_geneve_tlv_option_0 flex_parser_id_icmp_dw1 flex_parser_id_icmp_dw0 flex_parser_id_icmpv6_dw1 flex_parser_id_icmpv6_dw0 flex_parser_id_outer_first_mpls_over_gre flex_parser_id_outer_first_mpls_over_udp_label max_num_match_definer sf_base_id flex_parser_id_gtpu_dw_2 flex_parser_id_gtpu_first_ext_dw_0 num_total_dynamic_vf_msix reserved_at_720 dynamic_msix_table_size reserved_at_740 min_dynamic_vf_msix_table_size reserved_at_750 data_direct reserved_at_753 max_dynamic_vf_msix_table_size reserved_at_760 log_max_num_header_modify_argument log_header_modify_argument_granularity_offset log_header_modify_argument_granularity reserved_at_770 log_header_modify_argument_max_alloc reserved_at_778 vhca_tunnel_commands match_definer_format_supported mlx5_ifc_query_vuid_in_bits reserved_at_20 query_vfs_vuid reserved_at_62 mlx5_ifc_query_special_contexts_out_bits resd_lkey mlx5_ifc_query_special_contexts_in_bits reserved_at_10 op_mod mlx5_ifc_query_cong_params_in_bits cong_protocol reserved_at_60 mlx5_ifc_mad_ifc_out_bits response_mad_packet mlx5_ifc_mad_ifc_in_bits remote_lid plane_index mad mlx5_ifc_detach_from_mcg_in_bits qpn multicast_gid mlx5_ifc_destroy_tis_in_bits mlx5_ifc_destroy_tir_in_bits tirn mlx5_ifc_destroy_rqt_in_bits rqtn mlx5_ifc_dealloc_xrcd_in_bits mlx5_ifc_dealloc_uar_in_bits mlx5_ifc_dealloc_transport_domain_in_bits transport_domain mlx5_ifc_dealloc_pd_in_bits mlx5_ifc_attach_to_mcg_in_bits mlx5_ifc_alloc_xrcd_out_bits mlx5_ifc_alloc_xrcd_in_bits mlx5_ifc_alloc_uar_out_bits mlx5_ifc_alloc_uar_in_bits mlx5_ifc_alloc_transport_domain_out_bits mlx5_ifc_alloc_transport_domain_in_bits mlx5_cap_type MLX5_CAP_GENERAL MLX5_CAP_ETHERNET_OFFLOADS MLX5_CAP_ODP MLX5_CAP_ATOMIC MLX5_CAP_ROCE MLX5_CAP_IPOIB_OFFLOADS MLX5_CAP_IPOIB_ENHANCED_OFFLOADS MLX5_CAP_FLOW_TABLE MLX5_CAP_ESWITCH_FLOW_TABLE MLX5_CAP_ESWITCH MLX5_CAP_QOS MLX5_CAP_DEBUG MLX5_CAP_RESERVED_14 MLX5_CAP_DEV_MEM MLX5_CAP_RESERVED_16 MLX5_CAP_TLS MLX5_CAP_VDPA_EMULATION MLX5_CAP_DEV_EVENT MLX5_CAP_IPSEC MLX5_CAP_CRYPTO MLX5_CAP_SHAMPO MLX5_CAP_MACSEC MLX5_CAP_GENERAL_2 MLX5_CAP_PORT_SELECTION MLX5_CAP_ADV_VIRTUALIZATION MLX5_CAP_ADV_RDMA MLX5_CAP_NUM out_vuid uarn __inb __outb opmod xrcdn cong_point mlx5_ifc_roce_cap_bits roce_apm reserved_at_1 sw_r_roce_src_udp_port fl_rc_qp_when_roce_enabled roce_cc_general qp_ooo_transmit_default reserved_at_9 qp_ts_format reserved_at_80 l3_type reserved_at_90 roce_version r_roce_dest_udp_port r_roce_max_src_udp_port r_roce_min_src_udp_port reserved_at_e0 roce_address_table_size reserved_at_100 mlx5_ifc_cong_control_r_roce_ecn_np_bits min_time_between_cnps reserved_at_c0 cnp_dscp reserved_at_d8 cnp_prio_mode cnp_802p_prio mlx5_ifc_cong_control_r_roce_ecn_rp_bits clamp_tgt_rate reserved_at_65 clamp_tgt_rate_after_time_inc reserved_at_69 rate_to_set_on_first_cnp dce_tcp_g dce_tcp_rtt rate_reduce_monitor_period initial_alpha_value mlx5_ifc_cong_control_r_roce_general_bits rtt_resp_dscp_valid rtt_resp_dscp mlx5_ifc_cong_control_802_1qau_rp_bits mlx5_ifc_field_select_r_roce_np_bits field_select_r_roce_np mlx5_ifc_field_select_r_roce_rp_bits field_select_r_roce_rp mlx5_ifc_field_select_802_1qau_rp_bits field_select_8021qaurp mlx5_ifc_cong_control_roce_ecn_auto_bits cong_control_802_1qau_rp cong_control_r_roce_ecn_rp cong_control_r_roce_ecn_np cong_control_r_roce_general mlx5_ifc_field_select_802_1_r_roce_auto_bits field_select_802_1qau_rp mlx5_ifc_modify_cong_params_in_bits field_select congestion_parameters MLX5_MAX_PORTS MLX5_MAX_MEMIC_PAGES MLX5_MEMIC_ALLOC_SIZE_MASK mlx5_ib_optional_counter_type MLX5_IB_OPCOUNTER_CC_RX_CE_PKTS MLX5_IB_OPCOUNTER_CC_RX_CNP_PKTS MLX5_IB_OPCOUNTER_CC_TX_CNP_PKTS MLX5_IB_OPCOUNTER_RDMA_TX_PACKETS MLX5_IB_OPCOUNTER_RDMA_TX_BYTES MLX5_IB_OPCOUNTER_RDMA_RX_PACKETS MLX5_IB_OPCOUNTER_RDMA_RX_BYTES MLX5_IB_OPCOUNTER_CC_RX_CE_PKTS_PER_QP MLX5_IB_OPCOUNTER_CC_RX_CNP_PKTS_PER_QP MLX5_IB_OPCOUNTER_CC_TX_CNP_PKTS_PER_QP MLX5_IB_OPCOUNTER_RDMA_TX_PACKETS_PER_QP MLX5_IB_OPCOUNTER_RDMA_TX_BYTES_PER_QP MLX5_IB_OPCOUNTER_RDMA_RX_PACKETS_PER_QP MLX5_IB_OPCOUNTER_RDMA_RX_BYTES_PER_QP MLX5_IB_OPCOUNTER_MAX mlx5_ib_dbg_cc_types MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE_ATI MLX5_IB_DBG_CC_RP_TIME_RESET MLX5_IB_DBG_CC_RP_BYTE_RESET MLX5_IB_DBG_CC_RP_THRESHOLD MLX5_IB_DBG_CC_RP_AI_RATE MLX5_IB_DBG_CC_RP_MAX_RATE MLX5_IB_DBG_CC_RP_HAI_RATE MLX5_IB_DBG_CC_RP_MIN_DEC_FAC MLX5_IB_DBG_CC_RP_MIN_RATE MLX5_IB_DBG_CC_RP_RATE_TO_SET_ON_FIRST_CNP MLX5_IB_DBG_CC_RP_DCE_TCP_G MLX5_IB_DBG_CC_RP_DCE_TCP_RTT MLX5_IB_DBG_CC_RP_RATE_REDUCE_MONITOR_PERIOD MLX5_IB_DBG_CC_RP_INITIAL_ALPHA_VALUE MLX5_IB_DBG_CC_RP_GD MLX5_IB_DBG_CC_NP_MIN_TIME_BETWEEN_CNPS MLX5_IB_DBG_CC_NP_CNP_DSCP MLX5_IB_DBG_CC_NP_CNP_PRIO_MODE MLX5_IB_DBG_CC_NP_CNP_PRIO MLX5_IB_DBG_CC_GENERAL_RTT_RESP_DSCP_VALID MLX5_IB_DBG_CC_GENERAL_RTT_RESP_DSCP MLX5_IB_DBG_CC_MAX mlx5_ib_stages MLX5_IB_STAGE_INIT MLX5_IB_STAGE_FS MLX5_IB_STAGE_CAPS MLX5_IB_STAGE_NON_DEFAULT_CB MLX5_IB_STAGE_ROCE MLX5_IB_STAGE_QP MLX5_IB_STAGE_SRQ MLX5_IB_STAGE_DEVICE_RESOURCES MLX5_IB_STAGE_ODP MLX5_IB_STAGE_COUNTERS MLX5_IB_STAGE_CONG_DEBUGFS MLX5_IB_STAGE_BFREG MLX5_IB_STAGE_PRE_IB_REG_UMR MLX5_IB_STAGE_WHITELIST_UID MLX5_IB_STAGE_IB_REG MLX5_IB_STAGE_DEVICE_NOTIFIER MLX5_IB_STAGE_POST_IB_REG_UMR MLX5_IB_STAGE_DELAY_DROP MLX5_IB_STAGE_RESTRACK MLX5_IB_STAGE_MAX mlx5_ib_cong_node_type MLX5_IB_RROCE_ECN_RP MLX5_IB_RROCE_ECN_NP MLX5_IB_RROCE_GENERAL ib_stat_flag IB_STAT_FLAG_OPTIONAL ib_counters_description IB_COUNTER_PACKETS IB_COUNTER_BYTES MLX5_SHARED_RESOURCE_UID mlx5_ifc_flow_table_fields_supported_bits outer_dmac outer_smac outer_ether_type outer_ip_version outer_first_prio outer_first_cfi outer_first_vid outer_ipv4_ttl outer_second_prio outer_second_cfi outer_second_vid reserved_at_b outer_sip outer_dip outer_frag outer_ip_protocol outer_ip_ecn outer_ip_dscp outer_udp_sport outer_udp_dport outer_tcp_sport outer_tcp_dport outer_tcp_flags outer_gre_protocol outer_gre_key outer_vxlan_vni outer_geneve_vni outer_geneve_oam outer_geneve_protocol_type outer_geneve_opt_len source_vhca_port source_eswitch_port inner_dmac inner_smac inner_ether_type inner_ip_version inner_first_prio inner_first_cfi inner_first_vid reserved_at_27 inner_second_prio inner_second_cfi inner_second_vid reserved_at_2b inner_sip inner_dip inner_frag inner_ip_protocol inner_ip_ecn inner_ip_dscp inner_udp_sport inner_udp_dport inner_tcp_sport inner_tcp_dport inner_tcp_flags reserved_at_37 geneve_tlv_option_0_data geneve_tlv_option_0_exist reserved_at_42 outer_first_mpls_over_udp outer_first_mpls_over_gre inner_first_mpls outer_first_mpls reserved_at_55 outer_esp_spi reserved_at_58 bth_dst_qp reserved_at_5b metadata_reg_c_7 metadata_reg_c_6 metadata_reg_c_5 metadata_reg_c_4 metadata_reg_c_3 metadata_reg_c_2 metadata_reg_c_1 metadata_reg_c_0 mlx5_ifc_flow_table_fields_supported_2_bits inner_l4_type_ext outer_l4_type_ext inner_l4_type outer_l4_type reserved_at_4 bth_opcode reserved_at_f tunnel_header_0_1 reserved_at_11 ipsec_next_header reserved_at_30 mlx5_ifc_flow_table_prop_layout_bits ft_support flow_counter flow_modify_en modify_root identified_miss_table_mode flow_table_modify reformat decap reset_root_to_default pop_vlan push_vlan reserved_at_c pop_vlan_2 push_vlan_2 reformat_and_vlan_action sw_owner reformat_l3_tunnel_to_l2 reformat_l2_to_l3_tunnel reformat_and_modify_action ignore_flow_level reserved_at_16 table_miss_action_domain termination_table reformat_and_fwd_to_table reserved_at_1a ipsec_encrypt ipsec_decrypt sw_owner_v2 reserved_at_1f termination_table_raw_traffic reserved_at_21 log_max_ft_size log_max_modify_header_context max_modify_header_actions max_ft_level reformat_add_esp_trasport reformat_l2_to_l3_esp_tunnel reformat_add_esp_transport_over_udp reformat_del_esp_trasport reformat_l3_esp_tunnel_to_l2 reformat_del_esp_transport_over_udp execute_aso reserved_at_47 reformat_insert reformat_remove macsec_encrypt macsec_decrypt reserved_at_66 reformat_add_macsec reformat_remove_macsec reparse reserved_at_6b cross_vhca_object reformat_l2_to_l3_audp_tunnel reformat_l3_audp_tunnel_to_l2 ignore_flow_level_rtc_valid reserved_at_70 log_max_ft_num log_max_flow_counter log_max_destination log_max_flow ft_field_support ft_field_bitmask_support mlx5_ifc_flow_table_nic_cap_bits nic_rx_multi_path_tirs nic_rx_multi_path_tirs_fts allow_sniffer_and_nic_rx_shared_tir reserved_at_3 sw_owner_reformat_supported encap_general_header log_max_packet_reformat_context max_encap_header_size flow_table_properties_nic_receive flow_table_properties_nic_receive_rdma flow_table_properties_nic_receive_sniffer flow_table_properties_nic_transmit flow_table_properties_nic_transmit_rdma flow_table_properties_nic_transmit_sniffer reserved_at_e00 ft_field_support_2_nic_receive reserved_at_1480 ft_field_support_2_nic_receive_rdma reserved_at_1580 ft_field_support_2_nic_transmit_rdma reserved_at_1880 sw_steering_nic_rx_action_drop_icm_address sw_steering_nic_tx_action_drop_icm_address sw_steering_nic_tx_action_allow_icm_address reserved_at_20c0 mlx5_ifc_phys_layer_recovery_cntrs_bits total_successful_recovery_events mlx5_ifc_phys_layer_cntrs_bits time_since_last_clear_high time_since_last_clear_low symbol_errors_high symbol_errors_low sync_headers_errors_high sync_headers_errors_low edpl_bip_errors_lane0_high edpl_bip_errors_lane0_low edpl_bip_errors_lane1_high edpl_bip_errors_lane1_low edpl_bip_errors_lane2_high edpl_bip_errors_lane2_low edpl_bip_errors_lane3_high edpl_bip_errors_lane3_low fc_fec_corrected_blocks_lane0_high fc_fec_corrected_blocks_lane0_low fc_fec_corrected_blocks_lane1_high fc_fec_corrected_blocks_lane1_low fc_fec_corrected_blocks_lane2_high fc_fec_corrected_blocks_lane2_low fc_fec_corrected_blocks_lane3_high fc_fec_corrected_blocks_lane3_low fc_fec_uncorrectable_blocks_lane0_high fc_fec_uncorrectable_blocks_lane0_low fc_fec_uncorrectable_blocks_lane1_high fc_fec_uncorrectable_blocks_lane1_low fc_fec_uncorrectable_blocks_lane2_high fc_fec_uncorrectable_blocks_lane2_low fc_fec_uncorrectable_blocks_lane3_high fc_fec_uncorrectable_blocks_lane3_low rs_fec_corrected_blocks_high rs_fec_corrected_blocks_low rs_fec_uncorrectable_blocks_high rs_fec_uncorrectable_blocks_low rs_fec_no_errors_blocks_high rs_fec_no_errors_blocks_low rs_fec_single_error_blocks_high rs_fec_single_error_blocks_low rs_fec_corrected_symbols_total_high rs_fec_corrected_symbols_total_low rs_fec_corrected_symbols_lane0_high rs_fec_corrected_symbols_lane0_low rs_fec_corrected_symbols_lane1_high rs_fec_corrected_symbols_lane1_low rs_fec_corrected_symbols_lane2_high rs_fec_corrected_symbols_lane2_low rs_fec_corrected_symbols_lane3_high rs_fec_corrected_symbols_lane3_low successful_recovery_events reserved_at_640 mlx5_ifc_phys_layer_statistical_cntrs_bits phy_received_bits_high phy_received_bits_low phy_symbol_errors_high phy_symbol_errors_low phy_corrected_bits_high phy_corrected_bits_low phy_corrected_bits_lane0_high phy_corrected_bits_lane0_low phy_corrected_bits_lane1_high phy_corrected_bits_lane1_low phy_corrected_bits_lane2_high phy_corrected_bits_lane2_low phy_corrected_bits_lane3_high phy_corrected_bits_lane3_low reserved_at_200 mlx5_ifc_ib_port_cntrs_grp_data_layout_bits symbol_error_counter link_error_recovery_counter link_downed_counter port_rcv_errors port_rcv_remote_physical_errors port_rcv_switch_relay_errors port_xmit_discards port_xmit_constraint_errors port_rcv_constraint_errors link_overrun_errors vl_15_dropped port_xmit_wait mlx5_ifc_ib_ext_port_cntrs_grp_data_layout_bits port_xmit_data_high port_xmit_data_low port_rcv_data_high port_rcv_data_low port_xmit_pkts_high port_xmit_pkts_low port_rcv_pkts_high port_rcv_pkts_low reserved_at_400 port_unicast_xmit_pkts_high port_unicast_xmit_pkts_low port_multicast_xmit_pkts_high port_multicast_xmit_pkts_low port_unicast_rcv_pkts_high port_unicast_rcv_pkts_low port_multicast_rcv_pkts_high port_multicast_rcv_pkts_low mlx5_ifc_eth_per_tc_prio_grp_data_layout_bits transmit_queue_high transmit_queue_low no_buffer_discard_uc_high no_buffer_discard_uc_low mlx5_ifc_eth_per_tc_congest_prio_grp_data_layout_bits wred_discard_high wred_discard_low ecn_marked_tc_high ecn_marked_tc_low mlx5_ifc_eth_per_prio_grp_data_layout_bits rx_octets_high rx_octets_low rx_frames_high rx_frames_low tx_octets_high tx_octets_low reserved_at_180 tx_frames_high tx_frames_low rx_pause_high rx_pause_low rx_pause_duration_high rx_pause_duration_low tx_pause_high tx_pause_low tx_pause_duration_high tx_pause_duration_low rx_pause_transition_high rx_pause_transition_low rx_discards_high rx_discards_low device_stall_minor_watermark_cnt_high device_stall_minor_watermark_cnt_low device_stall_critical_watermark_cnt_high device_stall_critical_watermark_cnt_low mlx5_ifc_eth_extended_cntrs_grp_data_layout_bits port_transmit_wait_high port_transmit_wait_low rx_buffer_almost_full_high rx_buffer_almost_full_low rx_buffer_full_high rx_buffer_full_low rx_icrc_encapsulated_high rx_icrc_encapsulated_low mlx5_ifc_eth_3635_cntrs_grp_data_layout_bits dot3stats_alignment_errors_high dot3stats_alignment_errors_low dot3stats_fcs_errors_high dot3stats_fcs_errors_low dot3stats_single_collision_frames_high dot3stats_single_collision_frames_low dot3stats_multiple_collision_frames_high dot3stats_multiple_collision_frames_low dot3stats_sqe_test_errors_high dot3stats_sqe_test_errors_low dot3stats_deferred_transmissions_high dot3stats_deferred_transmissions_low dot3stats_late_collisions_high dot3stats_late_collisions_low dot3stats_excessive_collisions_high dot3stats_excessive_collisions_low dot3stats_internal_mac_transmit_errors_high dot3stats_internal_mac_transmit_errors_low dot3stats_carrier_sense_errors_high dot3stats_carrier_sense_errors_low dot3stats_frame_too_longs_high dot3stats_frame_too_longs_low dot3stats_internal_mac_receive_errors_high dot3stats_internal_mac_receive_errors_low dot3stats_symbol_errors_high dot3stats_symbol_errors_low dot3control_in_unknown_opcodes_high dot3control_in_unknown_opcodes_low dot3in_pause_frames_high dot3in_pause_frames_low dot3out_pause_frames_high dot3out_pause_frames_low mlx5_ifc_eth_2819_cntrs_grp_data_layout_bits ether_stats_drop_events_high ether_stats_drop_events_low ether_stats_octets_high ether_stats_octets_low ether_stats_pkts_high ether_stats_pkts_low ether_stats_broadcast_pkts_high ether_stats_broadcast_pkts_low ether_stats_multicast_pkts_high ether_stats_multicast_pkts_low ether_stats_crc_align_errors_high ether_stats_crc_align_errors_low ether_stats_undersize_pkts_high ether_stats_undersize_pkts_low ether_stats_oversize_pkts_high ether_stats_oversize_pkts_low ether_stats_fragments_high ether_stats_fragments_low ether_stats_jabbers_high ether_stats_jabbers_low ether_stats_collisions_high ether_stats_collisions_low ether_stats_pkts64octets_high ether_stats_pkts64octets_low ether_stats_pkts65to127octets_high ether_stats_pkts65to127octets_low ether_stats_pkts128to255octets_high ether_stats_pkts128to255octets_low ether_stats_pkts256to511octets_high ether_stats_pkts256to511octets_low ether_stats_pkts512to1023octets_high ether_stats_pkts512to1023octets_low ether_stats_pkts1024to1518octets_high ether_stats_pkts1024to1518octets_low ether_stats_pkts1519to2047octets_high ether_stats_pkts1519to2047octets_low ether_stats_pkts2048to4095octets_high ether_stats_pkts2048to4095octets_low ether_stats_pkts4096to8191octets_high ether_stats_pkts4096to8191octets_low ether_stats_pkts8192to10239octets_high ether_stats_pkts8192to10239octets_low reserved_at_540 mlx5_ifc_eth_2863_cntrs_grp_data_layout_bits if_in_octets_high if_in_octets_low if_in_ucast_pkts_high if_in_ucast_pkts_low if_in_discards_high if_in_discards_low if_in_errors_high if_in_errors_low if_in_unknown_protos_high if_in_unknown_protos_low if_out_octets_high if_out_octets_low if_out_ucast_pkts_high if_out_ucast_pkts_low if_out_discards_high if_out_discards_low if_out_errors_high if_out_errors_low if_in_multicast_pkts_high if_in_multicast_pkts_low if_in_broadcast_pkts_high if_in_broadcast_pkts_low if_out_multicast_pkts_high if_out_multicast_pkts_low if_out_broadcast_pkts_high if_out_broadcast_pkts_low reserved_at_340 mlx5_ifc_eth_802_3_cntrs_grp_data_layout_bits a_frames_transmitted_ok_high a_frames_transmitted_ok_low a_frames_received_ok_high a_frames_received_ok_low a_frame_check_sequence_errors_high a_frame_check_sequence_errors_low a_alignment_errors_high a_alignment_errors_low a_octets_transmitted_ok_high a_octets_transmitted_ok_low a_octets_received_ok_high a_octets_received_ok_low a_multicast_frames_xmitted_ok_high a_multicast_frames_xmitted_ok_low a_broadcast_frames_xmitted_ok_high a_broadcast_frames_xmitted_ok_low a_multicast_frames_received_ok_high a_multicast_frames_received_ok_low a_broadcast_frames_received_ok_high a_broadcast_frames_received_ok_low a_in_range_length_errors_high a_in_range_length_errors_low a_out_of_range_length_field_high a_out_of_range_length_field_low a_frame_too_long_errors_high a_frame_too_long_errors_low a_symbol_error_during_carrier_high a_symbol_error_during_carrier_low a_mac_control_frames_transmitted_high a_mac_control_frames_transmitted_low a_mac_control_frames_received_high a_mac_control_frames_received_low a_unsupported_opcodes_received_high a_unsupported_opcodes_received_low a_pause_mac_ctrl_frames_received_high a_pause_mac_ctrl_frames_received_low a_pause_mac_ctrl_frames_transmitted_high a_pause_mac_ctrl_frames_transmitted_low reserved_at_4c0 mlx5_ifc_eth_cntrs_grp_data_layout_auto_bits eth_802_3_cntrs_grp_data_layout eth_2863_cntrs_grp_data_layout eth_2819_cntrs_grp_data_layout eth_3635_cntrs_grp_data_layout eth_extended_cntrs_grp_data_layout eth_per_prio_grp_data_layout eth_per_tc_prio_grp_data_layout eth_per_tc_congest_prio_grp_data_layout ib_port_cntrs_grp_data_layout ib_ext_port_cntrs_grp_data_layout phys_layer_cntrs phys_layer_statistical_cntrs phys_layer_recovery_cntrs mlx5_ifc_query_q_counter_in_bits other_vport reserved_at_41 vport_number reserved_at_c2 counter_set_id mlx5_ifc_dealloc_q_counter_in_bits mlx5_ifc_alloc_q_counter_out_bits mlx5_ifc_alloc_q_counter_in_bits mlx5_ifc_ppcnt_reg_bits swid pnat reserved_at_12 plane_ind reserved_at_38 mlx5_ifc_pcam_enhanced_features_bits ppcnt_recovery_counters cable_length reserved_at_19 fec_200G_per_lane_in_pplm reserved_at_1e fec_100G_per_lane_in_pplm reserved_at_49 buffer_ownership resereved_at_54 fec_50G_per_lane_in_pplm rx_icrc_encapsulated_counter reserved_at_6e ptys_extended_ethernet reserved_at_73 pfcc_mask reserved_at_77 per_lane_error_counters rx_buffer_fullness_counters ptys_connector_type reserved_at_7d ppcnt_discard_group ppcnt_statistical_group mlx5_ifc_pcam_regs_5000_to_507f_bits port_access_reg_cap_mask_127_to_96 port_access_reg_cap_mask_95_to_64 port_access_reg_cap_mask_63_to_36 pplm port_access_reg_cap_mask_34_to_32 port_access_reg_cap_mask_31_to_13 pbmc pptb port_access_reg_cap_mask_10_to_09 ppcnt port_access_reg_cap_mask_07_to_00 regs_5000_to_507f enhanced_features mlx5_ifc_pcam_reg_bits feature_group access_reg_group port_access_reg_cap_mask feature_cap_mask MLX5_IEEE_802_3_COUNTERS_GROUP MLX5_RFC_2863_COUNTERS_GROUP MLX5_RFC_2819_COUNTERS_GROUP MLX5_RFC_3635_COUNTERS_GROUP MLX5_ETHERNET_EXTENDED_COUNTERS_GROUP MLX5_PER_PRIORITY_COUNTERS_GROUP MLX5_PER_TRAFFIC_CLASS_COUNTERS_GROUP MLX5_PHYSICAL_LAYER_COUNTERS_GROUP MLX5_PER_TRAFFIC_CLASS_CONGESTION_GROUP MLX5_PHYSICAL_LAYER_STATISTICAL_GROUP MLX5_PHYSICAL_LAYER_RECOVERY_GROUP MLX5_INFINIBAND_PORT_COUNTERS_GROUP MLX5_INFINIBAND_EXTENDED_PORT_COUNTERS_GROUP MLX5_REG_SBPR MLX5_REG_SBCM MLX5_REG_QPTS MLX5_REG_QETCR MLX5_REG_QTCT MLX5_REG_QPDPM MLX5_REG_QCAM MLX5_REG_DCBX_PARAM MLX5_REG_DCBX_APP MLX5_REG_FPGA_CAP MLX5_REG_FPGA_CTRL MLX5_REG_FPGA_ACCESS_REG MLX5_REG_CORE_DUMP MLX5_REG_PCAP MLX5_REG_PMTU MLX5_REG_PTYS MLX5_REG_PAOS MLX5_REG_PFCC MLX5_REG_PPCNT MLX5_REG_PPTB MLX5_REG_PBMC MLX5_REG_PMAOS MLX5_REG_PUDE MLX5_REG_PMPE MLX5_REG_PELC MLX5_REG_PVLC MLX5_REG_PCMR MLX5_REG_PDDR MLX5_REG_PMLP MLX5_REG_PPLM MLX5_REG_PCAM MLX5_REG_NODE_DESC MLX5_REG_HOST_ENDIANNESS MLX5_REG_MTCAP MLX5_REG_MTMP MLX5_REG_MCIA MLX5_REG_MFRL MLX5_REG_MLCR MLX5_REG_MRTC MLX5_REG_MTRC_CAP MLX5_REG_MTRC_CONF MLX5_REG_MTRC_STDB MLX5_REG_MTRC_CTRL MLX5_REG_MPEIN MLX5_REG_MPCNT MLX5_REG_MTPPS MLX5_REG_MTPPSE MLX5_REG_MTUTC MLX5_REG_MPEGC MLX5_REG_MPIR MLX5_REG_MCQS MLX5_REG_MCQI MLX5_REG_MCC MLX5_REG_MCDA MLX5_REG_MCAM MLX5_REG_MSECQ MLX5_REG_MSEES MLX5_REG_MIRC MLX5_REG_MTPTM MLX5_REG_MTCTR MLX5_REG_MRTCQ MLX5_REG_SBCAM MLX5_REG_RESOURCE_DUMP MLX5_REG_NIC_CAP MLX5_REG_DTOR MLX5_REG_VHCA_ICM_CTRL mlx5_ib_flow_counters_desc mlx5_ib_flow_counters_data counters_data mlx5_ib_create_flow ncounters_data rep_data vport vport_index vlan_refcount esw mlx5_read_counters_attr hw_cntrs_hndl mlx5_ib_counters_type MLX5_IB_COUNTERS_FLOW mlx5_ib_mcounters ibcntrs counters_num cntrs_max_index mcntrs_mutex MLX5_VPORT_PF MLX5_VPORT_FIRST_VF MLX5_VPORT_ECPF MLX5_VPORT_UPLINK MLX5_ESWITCH_LEGACY MLX5_ESWITCH_OFFLOADS REP_ETH REP_IB NUM_REP_TYPES mlx5_eswitch_rep_data mlx5_ib_counter mlx5_rdma_counter qpn_opfc_xa ibcounters read_attr opfc ib_uverbs_ex_create_cq_flags IB_UVERBS_CQ_FLAGS_TIMESTAMP_COMPLETION IB_UVERBS_CQ_FLAGS_IGNORE_OVERRUN rdma_network_type RDMA_NETWORK_IB RDMA_NETWORK_ROCE_V1 RDMA_NETWORK_IPV4 RDMA_NETWORK_IPV6 ib_wc_flags IB_WC_GRH IB_WC_WITH_IMM IB_WC_WITH_INVALIDATE IB_WC_IP_CSUM_OK IB_WC_WITH_SMAC IB_WC_WITH_VLAN IB_WC_WITH_NETWORK_HDR_TYPE ib_access_flags IB_ACCESS_LOCAL_WRITE IB_ACCESS_REMOTE_WRITE IB_ACCESS_REMOTE_READ IB_ACCESS_REMOTE_ATOMIC IB_ACCESS_MW_BIND IB_ZERO_BASED IB_ACCESS_ON_DEMAND IB_ACCESS_HUGETLB IB_ACCESS_RELAXED_ORDERING IB_ACCESS_FLUSH_GLOBAL IB_ACCESS_FLUSH_PERSISTENT IB_ACCESS_OPTIONAL IB_ACCESS_SUPPORTED mlx5_ifc_resize_field_select_bits resize_field_select mlx5_ifc_modify_field_select_bits modify_field_select mlx5_ifc_cqc_bits dbr_umem_valid apu_cq cqe_sz scqe_break_moderation_en oi cqe_comp_en mini_cqe_res_format reserved_at_18 cqe_compression_layout reserved_at_5a log_cq_size uar_page cq_period cq_max_count c_eqn_or_apu_element log_page_size reserved_at_c8 last_notified_index last_solicit_index consumer_counter reserved_at_160 producer_counter dbr_addr mlx5_ifc_modify_field_select_resize_field_select_auto_bits mlx5_ifc_modify_cq_in_bits cqn modify_field_select_resize_field_select cq_umem_valid reserved_at_2e1 pas mlx5_ifc_create_cq_in_bits MLX5_ADAPTER_PAGE_SHIFT MLX5_ADAPTER_PAGE_SIZE mlx5_event MLX5_EVENT_TYPE_NOTIFY_ANY MLX5_EVENT_TYPE_COMP MLX5_EVENT_TYPE_PATH_MIG MLX5_EVENT_TYPE_COMM_EST MLX5_EVENT_TYPE_SQ_DRAINED MLX5_EVENT_TYPE_SRQ_LAST_WQE MLX5_EVENT_TYPE_SRQ_RQ_LIMIT MLX5_EVENT_TYPE_CQ_ERROR MLX5_EVENT_TYPE_WQ_CATAS_ERROR MLX5_EVENT_TYPE_PATH_MIG_FAILED MLX5_EVENT_TYPE_WQ_INVAL_REQ_ERROR MLX5_EVENT_TYPE_WQ_ACCESS_ERROR MLX5_EVENT_TYPE_SRQ_CATAS_ERROR MLX5_EVENT_TYPE_OBJECT_CHANGE MLX5_EVENT_TYPE_INTERNAL_ERROR MLX5_EVENT_TYPE_PORT_CHANGE MLX5_EVENT_TYPE_GPIO_EVENT MLX5_EVENT_TYPE_PORT_MODULE_EVENT MLX5_EVENT_TYPE_TEMP_WARN_EVENT MLX5_EVENT_TYPE_XRQ_ERROR MLX5_EVENT_TYPE_REMOTE_CONFIG MLX5_EVENT_TYPE_GENERAL_EVENT MLX5_EVENT_TYPE_MONITOR_COUNTER MLX5_EVENT_TYPE_PPS_EVENT MLX5_EVENT_TYPE_DB_BF_CONGESTION MLX5_EVENT_TYPE_STALL_EVENT MLX5_EVENT_TYPE_CMD MLX5_EVENT_TYPE_PAGE_REQUEST MLX5_EVENT_TYPE_PAGE_FAULT MLX5_EVENT_TYPE_NIC_VPORT_CHANGE MLX5_EVENT_TYPE_ESW_FUNCTIONS_CHANGED MLX5_EVENT_TYPE_VHCA_STATE_CHANGE MLX5_EVENT_TYPE_DCT_DRAINED MLX5_EVENT_TYPE_DCT_KEY_VIOLATION MLX5_EVENT_TYPE_FPGA_ERROR MLX5_EVENT_TYPE_FPGA_QP_ERROR MLX5_EVENT_TYPE_DEVICE_TRACER MLX5_EVENT_TYPE_MAX MLX5_OPCODE_NOP MLX5_OPCODE_SEND_INVAL MLX5_OPCODE_RDMA_WRITE MLX5_OPCODE_RDMA_WRITE_IMM MLX5_OPCODE_SEND MLX5_OPCODE_SEND_IMM MLX5_OPCODE_LSO MLX5_OPCODE_RDMA_READ MLX5_OPCODE_ATOMIC_CS MLX5_OPCODE_ATOMIC_FA MLX5_OPCODE_ATOMIC_MASKED_CS MLX5_OPCODE_ATOMIC_MASKED_FA MLX5_OPCODE_BIND_MW MLX5_OPCODE_CONFIG_CMD MLX5_OPCODE_ENHANCED_MPSW MLX5_RECV_OPCODE_RDMA_WRITE_IMM MLX5_RECV_OPCODE_SEND MLX5_RECV_OPCODE_SEND_IMM MLX5_RECV_OPCODE_SEND_INVAL MLX5_CQE_OPCODE_ERROR MLX5_CQE_OPCODE_RESIZE MLX5_OPCODE_SET_PSV MLX5_OPCODE_GET_PSV MLX5_OPCODE_CHECK_PSV MLX5_OPCODE_DUMP MLX5_OPCODE_RGET_PSV MLX5_OPCODE_RCHECK_PSV MLX5_OPCODE_UMR MLX5_OPCODE_FLOW_TBL_ACCESS MLX5_OPCODE_ACCESS_ASO mlx5_eqe_comp mlx5_eqe_qp_srq qp_srq_n mlx5_eqe_cq_err mlx5_eqe_xrq_err type_xrqn mlx5_eqe_port_state mlx5_eqe_gpio gpio_event mlx5_eqe_congestion congestion_level mlx5_eqe_stall_vl port_vl mlx5_eqe_cmd mlx5_eqe_page_req ec_function bytes_committed wqe_index packet_length pftype_wq r_key rdma_op_len rdma_va pftype_token post_demand_fault_pages pre_demand_fault_pages token47_32 token31_0 demand_fault_pages rdma mlx5_eqe_page_fault mlx5_eqe_vport_change vport_num mlx5_eqe_port_module reserved_at_2 module_status time_sec time_nsec mlx5_eqe_pps mlx5_eqe_dct dctn mlx5_eqe_temp_warning sensor_warning_msb sensor_warning_lsb mlx5_eqe_obj_change mlx5_eqe_sync_fw_update sync_rst_state mlx5_eqe_vhca_state ev_data qp_srq cq_err stall_vl req_pages vport_change port_module temp_warning xrq_err sync_fw_update obj_change mlx5_eqe mlx5_err_cqe srqn vendor_err_synd s_wqe_opcode_qpn wqe_counter op_own tcppsh_abort_dupack tcp_win ack_seq_num header_entry_index lro inval_rkey ft_metadata validity_iteration_count mlx5_cqe64 tls_outer_l3_tunneled wqe_id rss_hash_result rss_hash_type ml_path rsvd20 check_sum flags_rqpn hds_ip_ext l4_l3_hdr_type rsvd40 byte_cnt timestamp_h timestamp_l sop_drop_qpn MLX5_CQE_ROCE_L3_HEADER_TYPE_GRH MLX5_CQE_ROCE_L3_HEADER_TYPE_IPV6 MLX5_CQE_ROCE_L3_HEADER_TYPE_IPV4 CQE_L2_OK CQE_L3_OK CQE_L4_OK mlx5_sig_err_cqe expected_trans_sig actual_trans_sig expected_reftag actual_reftag rsvd22 err_offset rsvd30 rsvd38 dbg_rsc_type MLX5_DBG_RSC_QP MLX5_DBG_RSC_EQ MLX5_DBG_RSC_CQ mlx5_field_desc mlx5_rsc_debug mlx5_buf_list mlx5_frag_buf mlx5_frag_buf_ctrl sz_m1 frag_sz_m1 strides_offset log_frag_strides psv_layout mlx5_core_psv psv_idx psv mlx5_core_sig_ctx psv_memory psv_wire err_item sig_status_checked sig_err_exists sigerr_count mlx5_res_type MLX5_RES_QP MLX5_RES_RQ MLX5_RES_SQ MLX5_RES_SRQ MLX5_RES_XSRQ MLX5_RES_XRQ mlx5_core_rsc_common mlx5_rate_limit max_burst_sz typical_pkt_sz pgdir mlx5_db_pgdir mlx5_ib_user_db_page mlx5_db mlx5_core_cq set_ci_db arm_db irqn cons_index arm_sn tasklet_ctx reset_notify_added reset_notify mlx5_eq_comp MLX5_CQE_SYNDROME_LOCAL_LENGTH_ERR MLX5_CQE_SYNDROME_LOCAL_QP_OP_ERR MLX5_CQE_SYNDROME_LOCAL_PROT_ERR MLX5_CQE_SYNDROME_WR_FLUSH_ERR MLX5_CQE_SYNDROME_MW_BIND_ERR MLX5_CQE_SYNDROME_BAD_RESP_ERR MLX5_CQE_SYNDROME_LOCAL_ACCESS_ERR MLX5_CQE_SYNDROME_REMOTE_INVAL_REQ_ERR MLX5_CQE_SYNDROME_REMOTE_ACCESS_ERR MLX5_CQE_SYNDROME_REMOTE_OP_ERR MLX5_CQE_SYNDROME_TRANSPORT_RETRY_EXC_ERR MLX5_CQE_SYNDROME_RNR_RETRY_EXC_ERR MLX5_CQE_SYNDROME_REMOTE_ABORTED_ERR MLX5_CQE_OWNER_MASK MLX5_CQE_REQ MLX5_CQE_RESP_WR_IMM MLX5_CQE_RESP_SEND MLX5_CQE_RESP_SEND_IMM MLX5_CQE_RESP_SEND_INV MLX5_CQE_RESIZE_CQ MLX5_CQE_SIG_ERR MLX5_CQE_REQ_ERR MLX5_CQE_RESP_ERR MLX5_CQE_INVALID MLX5_CQ_OPMOD_RESIZE MLX5_MODIFY_CQ_MASK_LOG_SIZE MLX5_MODIFY_CQ_MASK_PG_OFFSET MLX5_MODIFY_CQ_MASK_PG_SIZE CQE_STRIDE_64 CQE_STRIDE_128 CQE_STRIDE_128_PAD MLX5_CQ_DB_REQ_NOT_SOL MLX5_CQ_DB_REQ_NOT mlx5_core_qp mlx5_core_dct mqp drained mlx5_ib_cqe_comp_res_format MLX5_IB_CQE_RES_FORMAT_HASH MLX5_IB_CQE_RES_FORMAT_CSUM MLX5_IB_CQE_RES_FORMAT_CSUM_STRIDX mlx5_ib_create_cq_flags MLX5_IB_CREATE_CQ_FLAGS_CQE_128B_PAD MLX5_IB_CREATE_CQ_FLAGS_UAR_PAGE_INDEX MLX5_IB_CREATE_CQ_FLAGS_REAL_TIME_TS mlx5_ib_create_cq db_addr cqe_comp_res_format uar_page_index mlx5_ib_resize_cq uverbs_default_objects UVERBS_OBJECT_DEVICE UVERBS_OBJECT_PD UVERBS_OBJECT_COMP_CHANNEL UVERBS_OBJECT_CQ UVERBS_OBJECT_QP UVERBS_OBJECT_SRQ UVERBS_OBJECT_AH UVERBS_OBJECT_MR UVERBS_OBJECT_MW UVERBS_OBJECT_FLOW UVERBS_OBJECT_XRCD UVERBS_OBJECT_RWQ_IND_TBL UVERBS_OBJECT_WQ UVERBS_OBJECT_FLOW_ACTION UVERBS_OBJECT_DM UVERBS_OBJECT_COUNTERS UVERBS_OBJECT_ASYNC_EVENT UVERBS_OBJECT_DMAH uverbs_methods_cq UVERBS_METHOD_CQ_CREATE UVERBS_METHOD_CQ_DESTROY uverbs_attr_type UVERBS_ATTR_TYPE_NA UVERBS_ATTR_TYPE_PTR_IN UVERBS_ATTR_TYPE_PTR_OUT UVERBS_ATTR_TYPE_IDR UVERBS_ATTR_TYPE_FD UVERBS_ATTR_TYPE_RAW_FD UVERBS_ATTR_TYPE_ENUM_IN UVERBS_ATTR_TYPE_IDRS_ARRAY uapi_radix_data UVERBS_API_NS_FLAG UVERBS_API_ATTR_KEY_BITS UVERBS_API_ATTR_KEY_MASK UVERBS_API_ATTR_BKEY_LEN UVERBS_API_WRITE_KEY_NUM UVERBS_API_METHOD_KEY_BITS UVERBS_API_METHOD_KEY_SHIFT UVERBS_API_METHOD_KEY_NUM_CORE UVERBS_API_METHOD_IS_WRITE UVERBS_API_METHOD_IS_WRITE_EX UVERBS_API_METHOD_KEY_NUM_DRIVER UVERBS_API_METHOD_KEY_MASK UVERBS_API_OBJ_KEY_BITS UVERBS_API_OBJ_KEY_SHIFT UVERBS_API_OBJ_KEY_NUM_CORE UVERBS_API_OBJ_KEY_NUM_DRIVER UVERBS_API_OBJ_KEY_MASK UVERBS_API_KEY_ERR uapi_definition_kind UAPI_DEF_END UAPI_DEF_OBJECT_START UAPI_DEF_WRITE UAPI_DEF_CHAIN_OBJ_TREE UAPI_DEF_CHAIN UAPI_DEF_IS_SUPPORTED_FUNC UAPI_DEF_IS_SUPPORTED_DEV_FN mlx5_ib_create_cq_attrs MLX5_IB_ATTR_CREATE_CQ_UAR_INDEX mlx5_core_srq max_gs max_avail_gather wqe_shift mlx5_bfreg_info sys_pages num_low_latency_bfregs lib_uar_4k lib_uar_dyn num_sys_pages num_static_sys_pages total_num_bfregs num_dyn_bfregs mlx5_ib_ucontext ibucontext db_page_list db_page_mutex bfregi lib_caps devx_uid wr_list mlx5_ib_wq wrid wr_data w_list wqe_head unsig_count wqe_cnt max_post cur_post last_poll cur_edge mlx5_ib_ubuffer mlx5_ib_qp_base container_mibqp ubuffer mlx5_ib_qp ibqp sq_signal_bits next_fence is_rss is_ooo_rq bfregn qps_list cq_recv_list cq_send_list underlay_qpn flags_en counter_pending gsi_lag_port mlx5_ib_qp_trans alt_port atomic_rd_en resp_depth mlx5_ib_rss_qp mlx5_ib_rq mlx5_ib_sq mlx5_ib_raw_packet_qp mlx5_bf mlx5_ib_dct mdct trans_qp raw_packet_qp rss_qp mlx5_ib_cq_buf frag_buf mlx5_ib_cq_pr_flags MLX5_IB_CQ_PR_FLAGS_CQE_128_PAD MLX5_IB_CQ_PR_FLAGS_REAL_TIME_TS mlx5_ib_cq ibcq mcq resize_mutex resize_buf resize_umem list_send_qp list_recv_qp wc_list notify_flags private_flags mlx5_ib_wc mlx5_ib_srq ibsrq msrq wqe_ctr wq_sig MLX5_UMR_STATE_UNINIT MLX5_UMR_STATE_ACTIVE MLX5_UMR_STATE_RECOVER MLX5_UMR_STATE_ERR MLX5_CQE_RES_FORMAT_HASH MLX5_CQE_RES_FORMAT_CSUM MLX5_CQE_RES_FORMAT_CSUM_STRIDX cq_count rsn is_fatal_err npolled is_send eqe attrs_bundle vuid mlx5_data_direct_registration uverbs_methods_dm UVERBS_METHOD_DM_ALLOC UVERBS_METHOD_DM_FREE uverbs_obj_access UVERBS_ACCESS_READ UVERBS_ACCESS_WRITE UVERBS_ACCESS_NEW UVERBS_ACCESS_DESTROY mlx5_ifc_device_mem_cap_bits memic log_min_memic_alloc_size log_max_memic_addr_alignment memic_bar_start_addr memic_bar_size max_memic_size steering_sw_icm_start_address log_header_modify_sw_icm_size reserved_at_110 log_sw_icm_alloc_granularity log_steering_sw_icm_size log_indirect_encap_sw_icm_size reserved_at_128 log_header_modify_pattern_sw_icm_size header_modify_sw_icm_start_address header_modify_pattern_sw_icm_start_address memic_operations reserved_at_220 indirect_encap_sw_icm_start_address MLX5_MODIFY_MEMIC_OP_MOD_ALLOC MLX5_MODIFY_MEMIC_OP_MOD_DEALLOC mlx5_ifc_modify_memic_in_bits memic_operation_type memic_start_addr mlx5_ifc_alloc_memic_in_bits log_memic_addr_alignment range_start_addr memic_size mlx5_ifc_dealloc_memic_in_bits mlx5_sw_icm_type MLX5_SW_ICM_TYPE_STEERING MLX5_SW_ICM_TYPE_HEADER_MODIFY MLX5_SW_ICM_TYPE_HEADER_MODIFY_PATTERN MLX5_SW_ICM_TYPE_SW_ENCAP mlx5_ib_uapi_dm_type MLX5_IB_UAPI_DM_TYPE_MEMIC MLX5_IB_UAPI_DM_TYPE_STEERING_SW_ICM MLX5_IB_UAPI_DM_TYPE_HEADER_MODIFY_SW_ICM MLX5_IB_UAPI_DM_TYPE_HEADER_MODIFY_PATTERN_SW_ICM MLX5_IB_UAPI_DM_TYPE_ENCAP_SW_ICM mlx5_ib_mmap_cmd MLX5_IB_MMAP_REGULAR_PAGE MLX5_IB_MMAP_GET_CONTIGUOUS_PAGES MLX5_IB_MMAP_WC_PAGE MLX5_IB_MMAP_NC_PAGE MLX5_IB_MMAP_CORE_CLOCK MLX5_IB_MMAP_ALLOC_WC MLX5_IB_MMAP_CLOCK_INFO MLX5_IB_MMAP_DEVICE_MEM mlx5_ib_dm_methods MLX5_IB_METHOD_DM_MAP_OP_ADDR MLX5_IB_METHOD_DM_QUERY mlx5_ib_dm_map_op_addr_attrs MLX5_IB_ATTR_DM_MAP_OP_ADDR_REQ_HANDLE MLX5_IB_ATTR_DM_MAP_OP_ADDR_REQ_OP MLX5_IB_ATTR_DM_MAP_OP_ADDR_RESP_START_OFFSET MLX5_IB_ATTR_DM_MAP_OP_ADDR_RESP_PAGE_INDEX mlx5_ib_query_dm_attrs MLX5_IB_ATTR_QUERY_DM_REQ_HANDLE MLX5_IB_ATTR_QUERY_DM_RESP_START_OFFSET MLX5_IB_ATTR_QUERY_DM_RESP_PAGE_INDEX MLX5_IB_ATTR_QUERY_DM_RESP_LENGTH mlx5_ib_alloc_dm_attrs MLX5_IB_ATTR_ALLOC_DM_RESP_START_OFFSET MLX5_IB_ATTR_ALLOC_DM_RESP_PAGE_INDEX MLX5_IB_ATTR_ALLOC_DM_REQ_TYPE MLX5_MEMIC_BASE_ALIGN MLX5_MEMIC_BASE_SIZE mlx5_ib_mmap_type MLX5_IB_MMAP_TYPE_MEMIC MLX5_IB_MMAP_TYPE_VAR MLX5_IB_MMAP_TYPE_UAR_WC MLX5_IB_MMAP_TYPE_UAR_NC MLX5_IB_MMAP_TYPE_MEMIC_OP mlx5_user_mmap_entry rdma_entry mmap_flag page_idx mlx5_ib_dm ibdm mlx5_ib_dm_op_entry mentry op_addr mlx5_ib_dm_memic ops_xa_lock req_length mlx5_ib_dm_icm IB_DMAH_CPU_ID_EXISTS IB_DMAH_MEM_TYPE_EXISTS IB_DMAH_PH_EXISTS mlx5_ib_dmah ibdmah st_index user_virt IB_USER_MAD_USER_RMPP ib_qp_create_flags IB_QP_CREATE_IPOIB_UD_LSO IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK IB_QP_CREATE_CROSS_CHANNEL IB_QP_CREATE_MANAGED_SEND IB_QP_CREATE_MANAGED_RECV IB_QP_CREATE_NETIF_QP IB_QP_CREATE_INTEGRITY_EN IB_QP_CREATE_NETDEV_USE IB_QP_CREATE_SCATTER_FCS IB_QP_CREATE_CVLAN_STRIPPING IB_QP_CREATE_SOURCE_QPN IB_QP_CREATE_PCI_WRITE_END_PADDING IB_QP_CREATE_RESERVED_START IB_QP_CREATE_RESERVED_END ib_flow_flags IB_FLOW_ATTR_FLAGS_DONT_TRAP IB_FLOW_ATTR_FLAGS_EGRESS IB_FLOW_ATTR_FLAGS_RESERVED uverbs_obj_idr_type destroy_object uapi_definition_scope UAPI_SCOPE_OBJECT UAPI_SCOPE_METHOD ib_uflow_resources collection_num ib_uflow_object mlx5_ib_objects MLX5_IB_OBJECT_DEVX MLX5_IB_OBJECT_DEVX_OBJ MLX5_IB_OBJECT_DEVX_UMEM MLX5_IB_OBJECT_FLOW_MATCHER MLX5_IB_OBJECT_DEVX_ASYNC_CMD_FD MLX5_IB_OBJECT_DEVX_ASYNC_EVENT_FD MLX5_IB_OBJECT_VAR MLX5_IB_OBJECT_PP MLX5_IB_OBJECT_UAR MLX5_IB_OBJECT_STEERING_ANCHOR mlx5_ib_flow_matcher_create_attrs MLX5_IB_ATTR_FLOW_MATCHER_CREATE_HANDLE MLX5_IB_ATTR_FLOW_MATCHER_MATCH_MASK MLX5_IB_ATTR_FLOW_MATCHER_FLOW_TYPE MLX5_IB_ATTR_FLOW_MATCHER_MATCH_CRITERIA MLX5_IB_ATTR_FLOW_MATCHER_FLOW_FLAGS MLX5_IB_ATTR_FLOW_MATCHER_FT_TYPE MLX5_IB_ATTR_FLOW_MATCHER_IB_PORT mlx5_ib_flow_matcher_destroy_attrs MLX5_IB_ATTR_FLOW_MATCHER_DESTROY_HANDLE mlx5_ib_flow_matcher_methods MLX5_IB_METHOD_FLOW_MATCHER_CREATE MLX5_IB_METHOD_FLOW_MATCHER_DESTROY mlx5_ib_flow_steering_anchor_create_attrs MLX5_IB_ATTR_STEERING_ANCHOR_CREATE_HANDLE MLX5_IB_ATTR_STEERING_ANCHOR_FT_TYPE MLX5_IB_ATTR_STEERING_ANCHOR_PRIORITY MLX5_IB_ATTR_STEERING_ANCHOR_FT_ID mlx5_ib_flow_steering_anchor_destroy_attrs MLX5_IB_ATTR_STEERING_ANCHOR_DESTROY_HANDLE mlx5_ib_steering_anchor_methods MLX5_IB_METHOD_STEERING_ANCHOR_CREATE MLX5_IB_METHOD_STEERING_ANCHOR_DESTROY mlx5_ib_match_params match_params mlx5_ib_flow_type MLX5_IB_FLOW_TYPE_NORMAL MLX5_IB_FLOW_TYPE_SNIFFER MLX5_IB_FLOW_TYPE_ALL_DEFAULT MLX5_IB_FLOW_TYPE_MC_DEFAULT mlx5_ib_create_flow_flags MLX5_IB_ATTR_CREATE_FLOW_FLAGS_DEFAULT_MISS MLX5_IB_ATTR_CREATE_FLOW_FLAGS_DROP mlx5_ib_create_flow_attrs MLX5_IB_ATTR_CREATE_FLOW_HANDLE MLX5_IB_ATTR_CREATE_FLOW_MATCH_VALUE MLX5_IB_ATTR_CREATE_FLOW_DEST_QP MLX5_IB_ATTR_CREATE_FLOW_DEST_DEVX MLX5_IB_ATTR_CREATE_FLOW_MATCHER MLX5_IB_ATTR_CREATE_FLOW_ARR_FLOW_ACTIONS MLX5_IB_ATTR_CREATE_FLOW_TAG MLX5_IB_ATTR_CREATE_FLOW_ARR_COUNTERS_DEVX MLX5_IB_ATTR_CREATE_FLOW_ARR_COUNTERS_DEVX_OFFSET MLX5_IB_ATTR_CREATE_FLOW_FLAGS mlx5_ib_flow_methods MLX5_IB_METHOD_CREATE_FLOW MLX5_IB_METHOD_DESTROY_FLOW mlx5_ib_flow_action_methods MLX5_IB_METHOD_FLOW_ACTION_CREATE_MODIFY_HEADER MLX5_IB_METHOD_FLOW_ACTION_CREATE_PACKET_REFORMAT mlx5_ib_create_flow_action_create_modify_header_attrs MLX5_IB_ATTR_CREATE_MODIFY_HEADER_HANDLE MLX5_IB_ATTR_CREATE_MODIFY_HEADER_ACTIONS_PRM MLX5_IB_ATTR_CREATE_MODIFY_HEADER_FT_TYPE mlx5_ib_create_flow_action_create_packet_reformat_attrs MLX5_IB_ATTR_CREATE_PACKET_REFORMAT_HANDLE MLX5_IB_ATTR_CREATE_PACKET_REFORMAT_TYPE MLX5_IB_ATTR_CREATE_PACKET_REFORMAT_FT_TYPE MLX5_IB_ATTR_CREATE_PACKET_REFORMAT_DATA_BUF mlx5_ib_uapi_flow_table_type MLX5_IB_UAPI_FLOW_TABLE_TYPE_NIC_RX MLX5_IB_UAPI_FLOW_TABLE_TYPE_NIC_TX MLX5_IB_UAPI_FLOW_TABLE_TYPE_FDB MLX5_IB_UAPI_FLOW_TABLE_TYPE_RDMA_RX MLX5_IB_UAPI_FLOW_TABLE_TYPE_RDMA_TX MLX5_IB_UAPI_FLOW_TABLE_TYPE_RDMA_TRANSPORT_RX MLX5_IB_UAPI_FLOW_TABLE_TYPE_RDMA_TRANSPORT_TX mlx5_ib_uapi_flow_action_packet_reformat_type MLX5_IB_UAPI_FLOW_ACTION_PACKET_REFORMAT_TYPE_L2_TUNNEL_TO_L2 MLX5_IB_UAPI_FLOW_ACTION_PACKET_REFORMAT_TYPE_L2_TO_L2_TUNNEL MLX5_IB_UAPI_FLOW_ACTION_PACKET_REFORMAT_TYPE_L3_TUNNEL_TO_L2 MLX5_IB_UAPI_FLOW_ACTION_PACKET_REFORMAT_TYPE_L2_TO_L3_TUNNEL rdma_user_cap RDMA_UCAP_MLX5_CTRL_LOCAL RDMA_UCAP_MLX5_CTRL_OTHER_VHCA RDMA_UCAP_MAX mlx5_ifc_ipv4_layout_bits mlx5_ifc_ipv6_layout_bits mlx5_ifc_ipv6_simple_layout_bits ipv6_127_96 ipv6_95_64 ipv6_63_32 ipv6_31_0 mlx5_ifc_ipv6_layout_ipv4_layout_auto_bits ipv6_simple_layout ipv6_layout ipv4_layout mlx5_ifc_fte_match_set_lyr_2_4_bits smac_47_16 smac_15_0 dmac_47_16 dmac_15_0 first_prio first_cfi first_vid ip_dscp ip_ecn cvlan_tag svlan_tag ip_version tcp_sport tcp_dport l4_type l4_type_ext reserved_at_c6 ipv4_ihl reserved_at_d4 ttl_hoplimit udp_dport src_ipv4_src_ipv6 dst_ipv4_dst_ipv6 mlx5_ifc_nvgre_key_bits mlx5_ifc_gre_key_bits nvgre mlx5_ifc_fte_match_set_misc_bits gre_c_present gre_k_present gre_s_present source_sqn source_eswitch_owner_vhca_id outer_second_cvlan_tag inner_second_cvlan_tag outer_second_svlan_tag inner_second_svlan_tag reserved_at_64 gre_protocol vxlan_vni geneve_vni geneve_oam outer_ipv6_flow_label inner_ipv6_flow_label geneve_opt_len geneve_protocol_type inner_esp_spi reserved_at_1a0 mlx5_ifc_fte_match_mpls_bits mpls_exp mpls_s_bos mlx5_ifc_fte_match_set_misc2_bits metadata_reg_a macsec_syndrome ipsec_syndrome mlx5_ifc_fte_match_set_misc3_bits inner_tcp_seq_num outer_tcp_seq_num inner_tcp_ack_num outer_tcp_ack_num outer_vxlan_gpe_vni outer_vxlan_gpe_next_protocol outer_vxlan_gpe_flags icmp_header_data icmpv6_header_data icmp_type icmp_code icmpv6_type icmpv6_code gtpu_teid gtpu_msg_type gtpu_msg_flags reserved_at_170 gtpu_dw_2 gtpu_first_ext_dw_0 gtpu_dw_0 reserved_at_1e0 mlx5_ifc_fte_match_set_misc4_bits prog_sample_field_value_0 prog_sample_field_id_0 prog_sample_field_value_1 prog_sample_field_id_1 prog_sample_field_value_2 prog_sample_field_id_2 prog_sample_field_value_3 prog_sample_field_id_3 mlx5_ifc_fte_match_set_misc5_bits macsec_tag_0 macsec_tag_1 macsec_tag_2 macsec_tag_3 tunnel_header_0 tunnel_header_1 tunnel_header_2 tunnel_header_3 mlx5_ifc_flow_table_eswitch_cap_bits fdb_to_vport_reg_c_id fdb_uplink_hairpin fdb_multi_path_any_table_limit_regc fdb_dynamic_tunnel fdb_multi_path_any_table fdb_modify_header_fwd_to_table fdb_ipv4_ttl_modify flow_source multi_fdb_encap egress_acl_forward_to_vport fdb_multi_path_to_table reserved_at_1d flow_table_properties_nic_esw_fdb flow_table_properties_esw_acl_ingress flow_table_properties_esw_acl_egress reserved_at_800 ft_field_support_2_esw_fdb ft_field_bitmask_support_2_esw_fdb reserved_at_1500 sw_steering_fdb_action_drop_icm_address_rx sw_steering_fdb_action_drop_icm_address_tx sw_steering_uplink_icm_address_rx sw_steering_uplink_icm_address_tx reserved_at_1900 mlx5_ifc_fte_match_param_bits outer_headers misc_parameters inner_headers misc_parameters_2 misc_parameters_3 misc_parameters_4 misc_parameters_5 MLX5_FLOW_CONTEXT_ACTION_ALLOW MLX5_FLOW_CONTEXT_ACTION_DROP MLX5_FLOW_CONTEXT_ACTION_FWD_DEST MLX5_FLOW_CONTEXT_ACTION_COUNT MLX5_FLOW_CONTEXT_ACTION_PACKET_REFORMAT MLX5_FLOW_CONTEXT_ACTION_DECAP MLX5_FLOW_CONTEXT_ACTION_MOD_HDR MLX5_FLOW_CONTEXT_ACTION_VLAN_POP MLX5_FLOW_CONTEXT_ACTION_VLAN_PUSH MLX5_FLOW_CONTEXT_ACTION_VLAN_POP_2 MLX5_FLOW_CONTEXT_ACTION_VLAN_PUSH_2 MLX5_FLOW_CONTEXT_ACTION_CRYPTO_DECRYPT MLX5_FLOW_CONTEXT_ACTION_CRYPTO_ENCRYPT MLX5_FLOW_CONTEXT_ACTION_EXECUTE_ASO MLX5_SQC_STATE_RST MLX5_SQC_STATE_RDY MLX5_SQC_STATE_ERR MLX5_RQC_STATE_RST MLX5_RQC_STATE_RDY MLX5_RQC_STATE_ERR mlx5_ifc_general_obj_create_param_bits alias_object log_obj_range mlx5_ifc_general_obj_query_param_bits obj_offset mlx5_ifc_general_obj_in_cmd_hdr_bits vhca_tunnel_id mlx5_reformat_ctx_type MLX5_REFORMAT_TYPE_L2_TO_VXLAN MLX5_REFORMAT_TYPE_L2_TO_NVGRE MLX5_REFORMAT_TYPE_L2_TO_L2_TUNNEL MLX5_REFORMAT_TYPE_L3_TUNNEL_TO_L2 MLX5_REFORMAT_TYPE_L2_TO_L3_TUNNEL MLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_IPV4 MLX5_REFORMAT_TYPE_L2_TO_L3_ESP_TUNNEL MLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_UDPV4 MLX5_REFORMAT_TYPE_DEL_ESP_TRANSPORT MLX5_REFORMAT_TYPE_L3_ESP_TUNNEL_TO_L2 MLX5_REFORMAT_TYPE_DEL_ESP_TRANSPORT_OVER_UDP MLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_IPV6 MLX5_REFORMAT_TYPE_ADD_ESP_TRANSPORT_OVER_UDPV6 MLX5_REFORMAT_TYPE_INSERT_HDR MLX5_REFORMAT_TYPE_REMOVE_HDR MLX5_REFORMAT_TYPE_ADD_MACSEC MLX5_REFORMAT_TYPE_DEL_MACSEC mlx5_ifc_destroy_flow_table_in_bits table_type reserved_at_88 mlx5_ifc_dealloc_flow_counter_in_bits flow_counter_id mlx5_ifc_create_flow_group_in_bits source_eswitch_owner_vhca_id_valid reserved_at_c1 start_flow_index end_flow_index match_definer_id match_criteria_enable match_criteria reserved_at_1200 mlx5_ifc_adv_rdma_cap_bits rdma_transport_manager rdma_transport_manager_other_eswitch rcx_type ps_entry_log_max_value qp_max_ps_num_entry mp_max_num_queues ps_user_context_max_log_size message_based_qp_and_striding_wq max_receive_send_message_size_stride max_receive_send_message_size_byte rdma_transport_rx_flow_table_properties rdma_transport_tx_flow_table_properties rdma_transport_rx_ft_field_support_2 rdma_transport_tx_ft_field_support_2 rdma_transport_rx_ft_field_bitmask_support_2 rdma_transport_tx_ft_field_bitmask_support_2 MLX5_MATCH_OUTER_HEADERS MLX5_MATCH_MISC_PARAMETERS MLX5_MATCH_INNER_HEADERS MLX5_MATCH_MISC_PARAMETERS_2 MLX5_MATCH_MISC_PARAMETERS_3 MLX5_MATCH_MISC_PARAMETERS_4 MLX5_MATCH_MISC_PARAMETERS_5 mlx5_mpls_supported_fields MLX5_FIELD_SUPPORT_MPLS_LABEL MLX5_FIELD_SUPPORT_MPLS_EXP MLX5_FIELD_SUPPORT_MPLS_S_BOS MLX5_FIELD_SUPPORT_MPLS_TTL mlx5_flow_destination_type MLX5_FLOW_DESTINATION_TYPE_NONE MLX5_FLOW_DESTINATION_TYPE_VPORT MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE MLX5_FLOW_DESTINATION_TYPE_TIR MLX5_FLOW_DESTINATION_TYPE_FLOW_SAMPLER MLX5_FLOW_DESTINATION_TYPE_UPLINK MLX5_FLOW_DESTINATION_TYPE_PORT MLX5_FLOW_DESTINATION_TYPE_COUNTER MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE_NUM MLX5_FLOW_DESTINATION_TYPE_RANGE MLX5_FLOW_DESTINATION_TYPE_TABLE_TYPE MLX5_FLOW_CONTEXT_ACTION_FWD_NEXT_PRIO MLX5_FLOW_CONTEXT_ACTION_ENCRYPT MLX5_FLOW_CONTEXT_ACTION_DECRYPT MLX5_FLOW_CONTEXT_ACTION_FWD_NEXT_NS MLX5_FLOW_TABLE_TUNNEL_EN_REFORMAT MLX5_FLOW_TABLE_TUNNEL_EN_DECAP MLX5_FLOW_TABLE_TERMINATION MLX5_FLOW_TABLE_UNMANAGED MLX5_FLOW_TABLE_OTHER_VPORT MLX5_FLOW_TABLE_UPLINK_VPORT mlx5_flow_namespace_type MLX5_FLOW_NAMESPACE_BYPASS MLX5_FLOW_NAMESPACE_KERNEL_RX_MACSEC MLX5_FLOW_NAMESPACE_LAG MLX5_FLOW_NAMESPACE_OFFLOADS MLX5_FLOW_NAMESPACE_ETHTOOL MLX5_FLOW_NAMESPACE_KERNEL MLX5_FLOW_NAMESPACE_LEFTOVERS MLX5_FLOW_NAMESPACE_ANCHOR MLX5_FLOW_NAMESPACE_FDB_BYPASS MLX5_FLOW_NAMESPACE_FDB MLX5_FLOW_NAMESPACE_ESW_EGRESS MLX5_FLOW_NAMESPACE_ESW_INGRESS MLX5_FLOW_NAMESPACE_SNIFFER_RX MLX5_FLOW_NAMESPACE_SNIFFER_TX MLX5_FLOW_NAMESPACE_EGRESS MLX5_FLOW_NAMESPACE_EGRESS_IPSEC MLX5_FLOW_NAMESPACE_EGRESS_MACSEC MLX5_FLOW_NAMESPACE_RDMA_RX MLX5_FLOW_NAMESPACE_RDMA_RX_KERNEL MLX5_FLOW_NAMESPACE_RDMA_TX MLX5_FLOW_NAMESPACE_PORT_SEL MLX5_FLOW_NAMESPACE_RDMA_RX_COUNTERS MLX5_FLOW_NAMESPACE_RDMA_TX_COUNTERS MLX5_FLOW_NAMESPACE_RDMA_RX_IPSEC MLX5_FLOW_NAMESPACE_RDMA_TX_IPSEC MLX5_FLOW_NAMESPACE_RDMA_RX_MACSEC MLX5_FLOW_NAMESPACE_RDMA_TX_MACSEC MLX5_FLOW_NAMESPACE_RDMA_TRANSPORT_RX MLX5_FLOW_NAMESPACE_RDMA_TRANSPORT_TX FLOW_CONTEXT_HAS_TAG FLOW_CONTEXT_UPLINK_HAIRPIN_EN mlx5_flow_context mlx5_flow_spec flow_context mlx5_flow_dest_range_field MLX5_FLOW_DEST_RANGE_FIELD_PKT_LEN pkt_reformat mlx5_pkt_reformat hit_ft miss_ft tir_num ft_num sampler_id mlx5_flow_destination max_num_groups num_reserved_entries mlx5_flow_table_attr max_fte next_ft meter_idx init_color ctrl_data flow_meter mlx5_exe_aso return_reg_id mlx5_fs_vlan ethtype FLOW_ACT_NO_APPEND FLOW_ACT_IGNORE_FLOW_LEVEL mlx5_flow_act_crypto_params mlx5_flow_act modify_hdr exe_aso mlx5_modify_hdr mlx5_pkt_reformat_params param_0 param_1 IB_MGMT_MAD_HDR IB_MGMT_MAD_DATA IB_MGMT_RMPP_HDR IB_MGMT_RMPP_DATA IB_MGMT_VENDOR_HDR IB_MGMT_VENDOR_DATA IB_MGMT_SA_HDR IB_MGMT_SA_DATA IB_MGMT_DEVICE_HDR IB_MGMT_DEVICE_DATA IB_MGMT_MAD_SIZE OPA_MGMT_MAD_DATA OPA_MGMT_RMPP_DATA OPA_MGMT_MAD_SIZE MLX5_IB_FLOW_ACTION_MODIFY_HEADER MLX5_IB_FLOW_ACTION_PACKET_REFORMAT MLX5_IB_FLOW_ACTION_DECAP mlx5_ib_flow_handler ibflow flow_matcher mlx5_ib_flow_matcher matcher_mask mask_len mlx5_ib_steering_anchor ft_prio mlx5_mkey_type MLX5_MKEY_MR MLX5_MKEY_MW MLX5_MKEY_INDIRECT_DEVX MLX5_MKEY_NULL MLX5_MKEY_IMPLICIT_CHILD mlx5r_cache_rb_key mlx5_ib_mkey usecount rb_key cache_ent cacheable mlx5_cache_ent mkeys_queue is_tmp fill_to_high_water tmp_cleanup_scheduled mlx5_mkeys_queue pages_list ib_flags mlx5_accel_esp_xfrm esp_aes_gcm flow_action_raw mlx5_ib_flow_action ib_action core_dct core_cq flow_counter_bulk_size devx_obj dinlen dinbox event_sub MATCH_CRITERIA_ENABLE_OUTER_BIT MATCH_CRITERIA_ENABLE_MISC_BIT MATCH_CRITERIA_ENABLE_INNER_BIT MATCH_CRITERIA_ENABLE_MISC2_BIT mlx5_per_qp_opfc flow_table_type MLX5_IB_FT_RX MLX5_IB_FT_TX RDMA_RX_ECN_OPCOUNTER_PER_QP_PRIO RDMA_RX_CNP_OPCOUNTER_PER_QP_PRIO RDMA_RX_PKTS_BYTES_OPCOUNTER_PER_QP_PRIO RDMA_RX_ECN_OPCOUNTER_PRIO RDMA_RX_CNP_OPCOUNTER_PRIO RDMA_RX_PKTS_BYTES_OPCOUNTER_PRIO RDMA_TX_CNP_OPCOUNTER_PER_QP_PRIO RDMA_TX_PKTS_BYTES_OPCOUNTER_PER_QP_PRIO RDMA_TX_CNP_OPCOUNTER_PRIO RDMA_TX_PKTS_BYTES_OPCOUNTER_PRIO mlx5_flow_namespace eth_flow flow_attr fc_arr per_qp_opfc check_inner ib_attr maction is_egress field_support outer_c outer_v ib_qp_attr_mask IB_QP_STATE IB_QP_CUR_STATE IB_QP_EN_SQD_ASYNC_NOTIFY IB_QP_ACCESS_FLAGS IB_QP_PKEY_INDEX IB_QP_PORT IB_QP_QKEY IB_QP_AV IB_QP_PATH_MTU IB_QP_TIMEOUT IB_QP_RETRY_CNT IB_QP_RNR_RETRY IB_QP_RQ_PSN IB_QP_MAX_QP_RD_ATOMIC IB_QP_ALT_PATH IB_QP_MIN_RNR_TIMER IB_QP_SQ_PSN IB_QP_MAX_DEST_RD_ATOMIC IB_QP_PATH_MIG_STATE IB_QP_CAP IB_QP_DEST_QPN IB_QP_RESERVED1 IB_QP_RESERVED2 IB_QP_RESERVED3 IB_QP_RESERVED4 IB_QP_RATE_LIMIT IB_QP_ATTR_STANDARD_BITS ib_ud_wr ah remote_qpn remote_qkey MLX5_CAP_PORT_TYPE_IB MLX5_CAP_PORT_TYPE_ETH bad_wr qp_attr qp_attr_mask qp_init_attr attr_mask qp_index IFLA_VF_LINK_STATE_AUTO IFLA_VF_LINK_STATE_ENABLE IFLA_VF_LINK_STATE_DISABLE __IFLA_VF_LINK_STATE_MAX MLX5_HCA_VPORT_SEL_PORT_GUID MLX5_HCA_VPORT_SEL_NODE_GUID MLX5_HCA_VPORT_SEL_STATE_POLICY phy_port_state MLX5_AAA_111 mlx5_hca_vport_context sm_virt_aware has_raw vport_state port_physical_state cap_mask1 cap_mask1_perm cap_mask2 cap_mask2_perm qkey_violation_counter pkey_violation_counter grh_required ib_port_speed IB_SPEED_SDR IB_SPEED_DDR IB_SPEED_QDR IB_SPEED_FDR10 IB_SPEED_FDR IB_SPEED_EDR IB_SPEED_HDR IB_SPEED_NDR IB_SPEED_XDR ib_process_mad_flags IB_MAD_IGNORE_MKEY IB_MAD_IGNORE_BKEY IB_MAD_IGNORE_ALL ib_mad_result IB_MAD_RESULT_FAILURE IB_MAD_RESULT_SUCCESS IB_MAD_RESULT_REPLY IB_MAD_RESULT_CONSUMED MLX_EXT_PORT_CAP_FLAG_EXTENDED_PORT_INFO ib_class_port_info capability_mask cap_mask2_resp_time redirect_gid redirect_tcslfl redirect_lid redirect_pkey redirect_qp redirect_qkey trap_gid trap_tcslfl trap_lid trap_pkey trap_hlqp trap_qkey ib_port_capability_mask_bits IB_PORT_SM IB_PORT_NOTICE_SUP IB_PORT_TRAP_SUP IB_PORT_OPT_IPD_SUP IB_PORT_AUTO_MIGR_SUP IB_PORT_SL_MAP_SUP IB_PORT_MKEY_NVRAM IB_PORT_PKEY_NVRAM IB_PORT_LED_INFO_SUP IB_PORT_SM_DISABLED IB_PORT_SYS_IMAGE_GUID_SUP IB_PORT_PKEY_SW_EXT_PORT_TRAP_SUP IB_PORT_EXTENDED_SPEEDS_SUP IB_PORT_CAP_MASK2_SUP IB_PORT_CM_SUP IB_PORT_SNMP_TUNNEL_SUP IB_PORT_REINIT_SUP IB_PORT_DEVICE_MGMT_SUP IB_PORT_VENDOR_CLASS_SUP IB_PORT_DR_NOTICE_SUP IB_PORT_CAP_MASK_NOTICE_SUP IB_PORT_BOOT_MGMT_SUP IB_PORT_LINK_LATENCY_SUP IB_PORT_CLIENT_REG_SUP IB_PORT_OTHER_LOCAL_CHANGES_SUP IB_PORT_LINK_SPEED_WIDTH_TABLE_SUP IB_PORT_VENDOR_SPECIFIC_MADS_TABLE_SUP IB_PORT_MCAST_PKEY_TRAP_SUPPRESSION_SUP IB_PORT_MCAST_FDB_TOP_SUP IB_PORT_HIERARCHY_INFO_SUP ib_port_capability_mask2_bits IB_PORT_SET_NODE_DESC_SUP IB_PORT_EX_PORT_INFO_EX_SUP IB_PORT_VIRT_SUP IB_PORT_SWITCH_PORT_STATE_TABLE_SUP IB_PORT_LINK_WIDTH_2X_SUP IB_PORT_LINK_SPEED_HDR_SUP IB_PORT_LINK_SPEED_NDR_SUP IB_PORT_EXTENDED_SPEEDS2_SUP IB_PORT_LINK_SPEED_XDR_SUP ib_smp hop_ptr hop_cnt dr_slid dr_dlid initial_path return_path ib_pma_portcounters port_select counter_select port_rcv_remphys_errors vl15_dropped port_xmit_data port_rcv_data port_xmit_packets port_rcv_packets ib_pma_portcounters_ext port_unicast_xmit_packets port_unicast_rcv_packets port_multicast_xmit_packets port_multicast_rcv_packets MLX5_IB_VENDOR_CLASS1 MLX5_IB_VENDOR_CLASS2 out_mad mad_flags in_wc in_grh out_mad_size out_mad_pkey_index plane_num RDMA_NODE_IB_CA RDMA_NODE_IB_SWITCH RDMA_NODE_IB_ROUTER RDMA_NODE_RNIC RDMA_NODE_USNIC RDMA_NODE_USNIC_UDP RDMA_NODE_UNSPECIFIED ib_signature_prot_cap IB_PROT_T10DIF_TYPE_1 IB_PROT_T10DIF_TYPE_2 IB_PROT_T10DIF_TYPE_3 ib_signature_guard_cap IB_GUARD_T10DIF_CRC IB_GUARD_T10DIF_CSUM ib_device_cap_flags IB_DEVICE_RESIZE_MAX_WR IB_DEVICE_BAD_PKEY_CNTR IB_DEVICE_BAD_QKEY_CNTR IB_DEVICE_RAW_MULTI IB_DEVICE_AUTO_PATH_MIG IB_DEVICE_CHANGE_PHY_PORT IB_DEVICE_UD_AV_PORT_ENFORCE IB_DEVICE_CURR_QP_STATE_MOD IB_DEVICE_SHUTDOWN_PORT IB_DEVICE_PORT_ACTIVE_EVENT IB_DEVICE_SYS_IMAGE_GUID IB_DEVICE_RC_RNR_NAK_GEN IB_DEVICE_SRQ_RESIZE IB_DEVICE_N_NOTIFY_CQ IB_DEVICE_MEM_WINDOW IB_DEVICE_UD_IP_CSUM IB_DEVICE_XRC IB_DEVICE_MEM_MGT_EXTENSIONS IB_DEVICE_MEM_WINDOW_TYPE_2A IB_DEVICE_MEM_WINDOW_TYPE_2B IB_DEVICE_RC_IP_CSUM IB_DEVICE_RAW_IP_CSUM IB_DEVICE_MANAGED_FLOW_STEERING IB_DEVICE_RAW_SCATTER_FCS IB_DEVICE_PCI_WRITE_END_PADDING IB_DEVICE_FLUSH_GLOBAL IB_DEVICE_FLUSH_PERSISTENT IB_DEVICE_ATOMIC_WRITE ib_kernel_cap_flags IBK_LOCAL_DMA_LKEY IBK_INTEGRITY_HANDOVER IBK_ON_DEMAND_PAGING IBK_SG_GAPS_REG IBK_ALLOW_USER_UNREG IBK_BLOCK_MULTICAST_LOOPBACK IBK_UD_TSO IBK_VIRTUAL_FUNCTION IBK_RDMA_NETDEV_OPA ib_odp_general_cap_bits IB_ODP_SUPPORT IB_ODP_SUPPORT_IMPLICIT ib_odp_transport_cap_bits IB_ODP_SUPPORT_SEND IB_ODP_SUPPORT_RECV IB_ODP_SUPPORT_WRITE IB_ODP_SUPPORT_READ IB_ODP_SUPPORT_ATOMIC IB_ODP_SUPPORT_SRQ_RECV IB_ODP_SUPPORT_FLUSH IB_ODP_SUPPORT_ATOMIC_WRITE ib_tm_cap_flags IB_TM_CAP_RNDV_RC ib_port_phys_state IB_PORT_PHYS_STATE_SLEEP IB_PORT_PHYS_STATE_POLLING IB_PORT_PHYS_STATE_DISABLED IB_PORT_PHYS_STATE_PORT_CONFIGURATION_TRAINING IB_PORT_PHYS_STATE_LINK_UP IB_PORT_PHYS_STATE_LINK_ERROR_RECOVERY IB_PORT_PHYS_STATE_PHY_TEST ib_port_width IB_WIDTH_1X IB_WIDTH_2X IB_WIDTH_4X IB_WIDTH_8X IB_WIDTH_12X ib_device_modify_flags IB_DEVICE_MODIFY_SYS_IMAGE_GUID IB_DEVICE_MODIFY_NODE_DESC ib_raw_packet_caps IB_RAW_PACKET_CAP_CVLAN_STRIPPING IB_RAW_PACKET_CAP_SCATTER_FCS IB_RAW_PACKET_CAP_IP_CSUM IB_RAW_PACKET_CAP_DELAY_DROP IB_LRH_BYTES IB_ETH_BYTES IB_VLAN_BYTES IB_GRH_BYTES IB_IP4_BYTES IB_UDP_BYTES IB_BTH_BYTES IB_DETH_BYTES IB_EXT_ATOMICETH_BYTES IB_EXT_XRC_BYTES IB_ICRC_BYTES MLX5_GENERAL_OBJ_TYPES_CAP_SW_ICM MLX5_GENERAL_OBJ_TYPES_CAP_GENEVE_TLV_OPT MLX5_GENERAL_OBJ_TYPES_CAP_VIRTIO_NET_Q MLX5_GENERAL_OBJ_TYPES_CAP_HEADER_MODIFY_ARGUMENT MLX5_GENERAL_OBJ_TYPES_CAP_MACSEC_OFFLOAD mlx5_ifc_port_selection_cap_bits port_select_flow_table port_select_flow_table_bypass flow_table_properties_port_selection ft_field_support_2_port_selection mlx5_ifc_qos_cap_bits packet_pacing esw_scheduling esw_bw_share esw_rate_limit packet_pacing_burst_bound packet_pacing_typical_size reserved_at_7 nic_sq_scheduling nic_bw_share nic_rate_limit packet_pacing_uid log_esw_max_sched_depth esw_cross_esw_sched reserved_at_2a log_max_qos_nic_queue_group packet_pacing_max_rate packet_pacing_min_rate log_esw_max_rate_limit packet_pacing_rate_table_size esw_element_type esw_tsar_type max_qos_para_vport max_tsar_bw_share nic_element_type nic_tsar_type log_meter_aso_granularity log_meter_aso_max_alloc log_max_num_meter_aso reserved_at_138 mlx5_ifc_per_protocol_networking_offload_caps_bits csum_cap vlan_cap lro_cap lro_psh_flag lro_time_stamp reserved_at_5 wqe_vlan_insert self_lb_en_modifiable max_lso_cap multi_pkt_send_wqe wqe_inline_mode rss_ind_tbl_cap reg_umr_sq scatter_fcs enhanced_multi_pkt_send_wqe tunnel_lso_const_out_ip_id tunnel_lro_gre tunnel_lro_vxlan tunnel_stateless_gre tunnel_stateless_vxlan swp_csum swp_lso cqe_checksum_full tunnel_stateless_geneve_tx tunnel_stateless_mpls_over_udp tunnel_stateless_mpls_over_gre tunnel_stateless_vxlan_gpe tunnel_stateless_ipv4_over_vxlan tunnel_stateless_ip_over_ip insert_trailer tunnel_stateless_ip_over_ip_rx tunnel_stateless_ip_over_ip_tx reserved_at_2e max_vxlan_udp_ports swp_csum_l4_partial reserved_at_39 max_geneve_opt_len tunnel_stateless_geneve_rx lro_min_mss_size lro_timer_supported_periods MLX5_TIMESTAMP_FORMAT_CAP_FREE_RUNNING MLX5_TIMESTAMP_FORMAT_CAP_REAL_TIME MLX5_TIMESTAMP_FORMAT_CAP_FREE_RUNNING_AND_REAL_TIME mlx5_ifc_virtio_emulation_cap_bits desc_tunnel_offload_type eth_frame_offload_type virtio_version_1_0 device_features_bits_mask event_mode virtio_queue_type max_tunnel_desc log_doorbell_stride log_doorbell_bar_size doorbell_bar_offset max_emulated_devices max_num_virtio_queues desc_group_mkey_supported freeze_to_rdy_supported reserved_at_d5 umem_1_buffer_param_a umem_1_buffer_param_b umem_2_buffer_param_a umem_2_buffer_param_b umem_3_buffer_param_a umem_3_buffer_param_b mlx5_ifc_atomic_caps_bits atomic_req_8B_endianness_mode supported_atomic_req_8B_endianness_mode_1 atomic_operations atomic_size_qp atomic_size_dc MLX5_CAP_UMR_FENCE_STRONG MLX5_CAP_UMR_FENCE_SMALL MLX5_CAP_UMR_FENCE_NONE MLX5_UCTX_CAP_RAW_TX MLX5_UCTX_CAP_INTERNAL_DEV_RES MLX5_UCTX_CAP_RDMA_CTRL MLX5_UCTX_CAP_RDMA_CTRL_OTHER_VHCA mlx5_ifc_cmd_hca_cap_2_bits reserved_at_81 dp_ordering_force reserved_at_89 query_vuid reserved_at_93 umr_log_entity_size_5 max_reformat_insert_size max_reformat_insert_offset max_reformat_remove_size max_reformat_remove_offset migration_multi_load migration_tracking_state multiplane_qp_ud reserved_at_cb migration_in_chunks reserved_at_d1 sf_eq_usage reserved_at_d3 multiplane reserved_at_d9 cross_vhca_object_to_object_supported allowed_object_for_other_vhca_access flow_table_type_2_type reserved_at_1a8 format_select_dw_8_6_ext log_min_mkey_entity_size reserved_at_1b0 general_obj_types_127_64 sw_vhca_id_valid reserved_at_230 reserved_at_240 ts_cqe_metadata_size2wqe_counter reserved_at_250 reserved_at_260 format_select_dw_gtpu_dw_0 format_select_dw_gtpu_dw_1 format_select_dw_gtpu_dw_2 format_select_dw_gtpu_first_ext_dw_0 generate_wqe_type reserved_at_2c0 reserved_at_380 min_mkey_log_entity_size_fixed_buffer ec_vf_vport_base reserved_at_3a0 max_mkey_log_entity_size_fixed_buffer max_mkey_log_entity_size_mtt max_rqt_vhca_id reserved_at_3c0 reserved_at_3e0 pcc_ifa2 reserved_at_3f1 min_mkey_log_entity_size_fixed_buffer_valid reserved_at_402 reserved_at_420 flow_table_hash_type reserved_at_440 max_num_eqs_24b MLX5_MKC_ACCESS_MODE_PA MLX5_MKC_ACCESS_MODE_MTT MLX5_MKC_ACCESS_MODE_KLMS MLX5_MKC_ACCESS_MODE_KSM MLX5_MKC_ACCESS_MODE_SW_ICM MLX5_MKC_ACCESS_MODE_MEMIC MLX5_MKC_ACCESS_MODE_CROSSING mlx5_ifc_mkc_bits access_mode_4_2 reserved_at_6 reserved_at_e small_fence_on_rdma_read_response umr_en access_mode_1_0 ma_translation_mode reserved_at_1c mkey_7_0 length64 bsf_en sync_umr reserved_at_63 expected_sigerr_count en_rinval bsf_octword_size crossing_target_vhca_id reserved_at_190 translations_octword_size pcie_tph_en pcie_tph_ph pcie_tph_steering_tag_index mlx5_ifc_create_mkey_in_bits pg_access mkey_umem_valid memory_key_mkey_entry translations_octword_actual_size klm_pas_mtt mlx5_ifc_alloc_pd_out_bits mlx5_ifc_alloc_pd_in_bits mlx5_ifc_ptys_reg_bits an_disable_admin an_disable_cap proto_mask an_status reserved_at_24 data_rate_oper ext_eth_proto_capability eth_proto_capability ib_link_width_capability ib_proto_capability ext_eth_proto_admin eth_proto_admin ib_link_width_admin ib_proto_admin ext_eth_proto_oper eth_proto_oper ib_link_width_oper ib_proto_oper lane_rate_oper eth_proto_lp_advertise MLX5_HCA_CAP_2_GENERAL_OBJECT_TYPES_RDMA_CTRL MLX5_HCA_CAP_2_GENERAL_OBJECT_TYPES_PCIE_CONG_EVENT MLX5_MAX_COMMANDS MLX5_CMD_DATA_BLOCK_SIZE MLX5_PCI_CMD_XPORT MLX5_MKEY_BSF_OCTO_SIZE MLX5_MAX_PSVS MLX5_MIN_PKEY_TABLE_SIZE MLX5_MAX_LOG_PKEY_TABLE MLX5_BFREGS_PER_UAR MLX5_MAX_UARS MLX5_NON_FP_BFREGS_PER_UAR MLX5_FP_BFREGS_PER_UAR MLX5_MAX_BFREGS MLX5_UARS_IN_PAGE MLX5_NON_FP_BFREGS_IN_PAGE MLX5_MIN_DYN_BFREGS MLX5_MAX_DYN_BFREGS MLX5_EVENT_QUEUE_TYPE_QP MLX5_EVENT_QUEUE_TYPE_RQ MLX5_EVENT_QUEUE_TYPE_SQ MLX5_EVENT_QUEUE_TYPE_DCT mlx5_driver_event MLX5_DRIVER_EVENT_TYPE_TRAP MLX5_DRIVER_EVENT_UPLINK_NETDEV MLX5_DRIVER_EVENT_MACSEC_SA_ADDED MLX5_DRIVER_EVENT_MACSEC_SA_DELETED MLX5_DRIVER_EVENT_SF_PEER_DEVLINK MLX5_DRIVER_EVENT_AFFILIATION_DONE MLX5_DRIVER_EVENT_AFFILIATION_REMOVED MLX5_DRIVER_EVENT_ACTIVE_BACKUP_LAG_CHANGE_LOWERSTATE MLX5_GENERAL_SUBTYPE_DELAY_DROP_TIMEOUT MLX5_GENERAL_SUBTYPE_PCI_POWER_CHANGE_EVENT MLX5_GENERAL_SUBTYPE_FW_LIVE_PATCH_EVENT MLX5_GENERAL_SUBTYPE_PCI_SYNC_FOR_FW_UPDATE_EVENT MLX5_PORT_CHANGE_SUBTYPE_DOWN MLX5_PORT_CHANGE_SUBTYPE_ACTIVE MLX5_PORT_CHANGE_SUBTYPE_INITIALIZED MLX5_PORT_CHANGE_SUBTYPE_LID MLX5_PORT_CHANGE_SUBTYPE_PKEY MLX5_PORT_CHANGE_SUBTYPE_GUID MLX5_PORT_CHANGE_SUBTYPE_CLIENT_REREG MLX5_ROCE_VERSION_1 MLX5_ROCE_VERSION_2 MLX5_ROCE_VERSION_1_CAP MLX5_ROCE_VERSION_2_CAP MLX5_ROCE_L3_TYPE_IPV4 MLX5_ROCE_L3_TYPE_IPV6 MLX5_ROCE_L3_TYPE_IPV4_CAP MLX5_ROCE_L3_TYPE_IPV6_CAP MLX5_MAX_SGE_RD mlx5_mcam_reg_groups MLX5_MCAM_REGS_FIRST_128 MLX5_MCAM_REGS_0x9100_0x917F MLX5_MCAM_REGS_0x9180_0x91FF MLX5_MCAM_REGS_NUM MLX5_BOARD_ID_LEN MLX5_CMD_WQ_MAX_NAME MLX5_ATOMIC_OPS_CMP_SWAP MLX5_ATOMIC_OPS_FETCH_ADD MLX5_ATOMIC_OPS_EXTENDED_CMP_SWAP MLX5_ATOMIC_OPS_EXTENDED_FETCH_ADD mlx5_dev_event MLX5_DEV_EVENT_SYS_ERROR MLX5_DEV_EVENT_PORT_AFFINITY MLX5_DEV_EVENT_MULTIPORT_ESW MLX5_NUM_COMMAND_CACHES mlx5_func_type MLX5_PF MLX5_VF MLX5_SF MLX5_HOST_PF MLX5_EC_VF MLX5_FUNC_TYPE_NUM MKEY_CACHE_LAST_STD_ENTRY MLX5_IMR_KSM_CACHE_ENTRY MAX_MKEY_CACHE_ENTRIES MLX5_PTYS_IB MLX5_PTYS_EN mlx5e_link_mode MLX5E_1000BASE_CX_SGMII MLX5E_1000BASE_KX MLX5E_10GBASE_CX4 MLX5E_10GBASE_KX4 MLX5E_10GBASE_KR MLX5E_20GBASE_KR2 MLX5E_40GBASE_CR4 MLX5E_40GBASE_KR4 MLX5E_56GBASE_R4 MLX5E_10GBASE_CR MLX5E_10GBASE_SR MLX5E_10GBASE_ER MLX5E_40GBASE_SR4 MLX5E_40GBASE_LR4 MLX5E_50GBASE_SR2 MLX5E_100GBASE_CR4 MLX5E_100GBASE_SR4 MLX5E_100GBASE_KR4 MLX5E_100GBASE_LR4 MLX5E_100BASE_TX MLX5E_1000BASE_T MLX5E_10GBASE_T MLX5E_25GBASE_CR MLX5E_25GBASE_KR MLX5E_25GBASE_SR MLX5E_50GBASE_CR2 MLX5E_50GBASE_KR2 MLX5E_LINK_MODES_NUMBER mlx5e_ext_link_mode MLX5E_SGMII_100M MLX5E_1000BASE_X_SGMII MLX5E_5GBASE_R MLX5E_10GBASE_XFI_XAUI_1 MLX5E_40GBASE_XLAUI_4_XLPPI_4 MLX5E_25GAUI_1_25GBASE_CR_KR MLX5E_50GAUI_2_LAUI_2_50GBASE_CR2_KR2 MLX5E_50GAUI_1_LAUI_1_50GBASE_CR_KR MLX5E_CAUI_4_100GBASE_CR4_KR4 MLX5E_100GAUI_2_100GBASE_CR2_KR2 MLX5E_100GAUI_1_100GBASE_CR_KR MLX5E_200GAUI_4_200GBASE_CR4_KR4 MLX5E_200GAUI_2_200GBASE_CR2_KR2 MLX5E_200GAUI_1_200GBASE_CR1_KR1 MLX5E_400GAUI_8_400GBASE_CR8 MLX5E_400GAUI_4_400GBASE_CR4_KR4 MLX5E_400GAUI_2_400GBASE_CR2_KR2 MLX5E_800GAUI_8_800GBASE_CR8_KR8 MLX5E_800GAUI_4_800GBASE_CR4_KR4 MLX5E_EXT_LINK_MODES_NUMBER mlx5_ptys_width MLX5_PTYS_WIDTH_1X MLX5_PTYS_WIDTH_2X MLX5_PTYS_WIDTH_4X MLX5_PTYS_WIDTH_8X MLX5_PTYS_WIDTH_12X rdma_lag_flags RDMA_LAG_FLAGS_HASH_ALL_SLAVES MLX5_FENCE_MODE_NONE MLX5_FENCE_MODE_INITIATOR_SMALL MLX5_FENCE_MODE_FENCE MLX5_FENCE_MODE_STRONG_ORDERING MLX5_FENCE_MODE_SMALL_AND_FENCE mlx5_ib_uapi_uar_alloc_type MLX5_IB_UAPI_UAR_ALLOC_TYPE_BF MLX5_IB_UAPI_UAR_ALLOC_TYPE_NC mlx5_ib_uapi_reg mlx5_lib_caps MLX5_LIB_CAP_4K_UAR MLX5_LIB_CAP_DYN_UAR mlx5_ib_alloc_uctx_v2_flags MLX5_IB_ALLOC_UCTX_DEVX mlx5_ib_alloc_ucontext_req_v2 comp_mask max_cqe_version mlx5_ib_alloc_ucontext_resp_mask MLX5_IB_ALLOC_UCONTEXT_RESP_MASK_CORE_CLOCK_OFFSET MLX5_IB_ALLOC_UCONTEXT_RESP_MASK_DUMP_FILL_MKEY MLX5_IB_ALLOC_UCONTEXT_RESP_MASK_ECE MLX5_IB_ALLOC_UCONTEXT_RESP_MASK_SQD2RTS MLX5_IB_ALLOC_UCONTEXT_RESP_MASK_REAL_TIME_TS MLX5_IB_ALLOC_UCONTEXT_RESP_MASK_MKEY_UPDATE_TAG mlx5_user_cmds_supp_uhw MLX5_USER_CMDS_SUPP_UHW_QUERY_DEVICE MLX5_USER_CMDS_SUPP_UHW_CREATE_AH mlx5_ib_alloc_ucontext_resp qp_tab_size bf_reg_size tot_bfregs max_sq_desc_sz max_rq_desc_sz max_send_wqebb max_srq_recv_wr flow_action_flags cmds_supp_uhw eth_min_inline clock_info_versions hca_core_clock_offset log_uar_size num_uars_per_page mlx5_ib_alloc_pd_resp mlx5_ib_tso_caps max_tso mlx5_ib_rss_caps rx_hash_fields_mask rx_hash_function mlx5_ib_cqe_comp_caps max_num supported_format mlx5_ib_packet_pacing_cap_flags MLX5_IB_PP_SUPPORT_BURST mlx5_packet_pacing_caps qp_rate_limit_min qp_rate_limit_max cap_flags mlx5_ib_mpw_caps MPW_RESERVED MLX5_IB_ALLOW_MPW MLX5_IB_SUPPORT_EMPW mlx5_ib_sw_parsing_offloads MLX5_IB_SW_PARSING MLX5_IB_SW_PARSING_CSUM MLX5_IB_SW_PARSING_LSO mlx5_ib_sw_parsing_caps sw_parsing_offloads mlx5_ib_striding_rq_caps min_single_stride_log_num_of_bytes max_single_stride_log_num_of_bytes min_single_wqe_log_num_of_strides max_single_wqe_log_num_of_strides mlx5_ib_dci_streams_caps max_log_num_concurent max_log_num_errored mlx5_ib_query_dev_resp_flags MLX5_IB_QUERY_DEV_RESP_FLAGS_CQE_128B_COMP MLX5_IB_QUERY_DEV_RESP_FLAGS_CQE_128B_PAD MLX5_IB_QUERY_DEV_RESP_PACKET_BASED_CREDIT_MODE MLX5_IB_QUERY_DEV_RESP_FLAGS_SCAT2CQE_DCT MLX5_IB_QUERY_DEV_RESP_FLAGS_OOO_DP mlx5_ib_tunnel_offloads MLX5_IB_TUNNELED_OFFLOADS_VXLAN MLX5_IB_TUNNELED_OFFLOADS_GRE MLX5_IB_TUNNELED_OFFLOADS_GENEVE MLX5_IB_TUNNELED_OFFLOADS_MPLS_GRE MLX5_IB_TUNNELED_OFFLOADS_MPLS_UDP mlx5_ib_query_device_resp tso_caps cqe_comp_caps packet_pacing_caps mlx5_ib_support_multi_pkt_send_wqes sw_parsing_caps striding_rq_caps tunnel_offloads_caps dci_streams_caps reg_c0 mlx5_rx_hash_function_flags MLX5_RX_HASH_FUNC_TOEPLITZ mlx5_rx_hash_fields MLX5_RX_HASH_SRC_IPV4 MLX5_RX_HASH_DST_IPV4 MLX5_RX_HASH_SRC_IPV6 MLX5_RX_HASH_DST_IPV6 MLX5_RX_HASH_SRC_PORT_TCP MLX5_RX_HASH_DST_PORT_TCP MLX5_RX_HASH_SRC_PORT_UDP MLX5_RX_HASH_DST_PORT_UDP MLX5_RX_HASH_IPSEC_SPI MLX5_RX_HASH_INNER MLX5_IB_CLOCK_INFO_V1 UVERBS_ID_DRIVER_NS UVERBS_ATTR_UHW_IN UVERBS_ATTR_UHW_OUT UVERBS_ID_DRIVER_NS_WITH_UHW uverbs_methods_device UVERBS_METHOD_INVOKE_WRITE UVERBS_METHOD_INFO_HANDLES UVERBS_METHOD_QUERY_PORT UVERBS_METHOD_GET_CONTEXT UVERBS_METHOD_QUERY_CONTEXT UVERBS_METHOD_QUERY_GID_TABLE UVERBS_METHOD_QUERY_GID_ENTRY uverbs_attrs_create_flow_action_esp UVERBS_ATTR_CREATE_FLOW_ACTION_ESP_HANDLE UVERBS_ATTR_FLOW_ACTION_ESP_ATTRS UVERBS_ATTR_FLOW_ACTION_ESP_ESN UVERBS_ATTR_FLOW_ACTION_ESP_KEYMAT UVERBS_ATTR_FLOW_ACTION_ESP_REPLAY UVERBS_ATTR_FLOW_ACTION_ESP_ENCAP uverbs_methods_mr UVERBS_METHOD_DM_MR_REG UVERBS_METHOD_MR_DESTROY UVERBS_METHOD_ADVISE_MR UVERBS_METHOD_QUERY_MR UVERBS_METHOD_REG_DMABUF_MR UVERBS_METHOD_REG_MR mlx5_ib_var_alloc_attrs MLX5_IB_ATTR_VAR_OBJ_ALLOC_HANDLE MLX5_IB_ATTR_VAR_OBJ_ALLOC_MMAP_OFFSET MLX5_IB_ATTR_VAR_OBJ_ALLOC_MMAP_LENGTH MLX5_IB_ATTR_VAR_OBJ_ALLOC_PAGE_ID mlx5_ib_var_obj_destroy_attrs MLX5_IB_ATTR_VAR_OBJ_DESTROY_HANDLE mlx5_ib_var_obj_methods MLX5_IB_METHOD_VAR_OBJ_ALLOC MLX5_IB_METHOD_VAR_OBJ_DESTROY mlx5_ib_uar_alloc_attrs MLX5_IB_ATTR_UAR_OBJ_ALLOC_HANDLE MLX5_IB_ATTR_UAR_OBJ_ALLOC_TYPE MLX5_IB_ATTR_UAR_OBJ_ALLOC_MMAP_OFFSET MLX5_IB_ATTR_UAR_OBJ_ALLOC_MMAP_LENGTH MLX5_IB_ATTR_UAR_OBJ_ALLOC_PAGE_ID mlx5_ib_uar_obj_destroy_attrs MLX5_IB_ATTR_UAR_OBJ_DESTROY_HANDLE mlx5_ib_uar_obj_methods MLX5_IB_METHOD_UAR_OBJ_ALLOC MLX5_IB_METHOD_UAR_OBJ_DESTROY mlx5_ib_device_query_context_attrs MLX5_IB_ATTR_QUERY_CONTEXT_RESP_UCTX mlx5_ib_reg_dmabuf_mr_attrs MLX5_IB_ATTR_REG_DMABUF_MR_ACCESS_FLAGS MLX5_IB_MMAP_OFFSET_START MLX5_IB_MMAP_OFFSET_END MLX5_IB_MMAP_CMD_SHIFT MLX5_IB_MMAP_CMD_MASK MLX5_TM_MAX_RNDV_MSG_SIZE MLX5_TM_MAX_SGE MLX5_IB_INVALID_UAR_INDEX MLX5_IB_INVALID_BFREG mlx5_ib_pd ibpd mlx5_ib_rwq_ind_table ib_rwq_ind_tbl mlx5_ib_xrcd ibxrcd mlx5_ib_mw ibmw mmkey MLX5_MAX_DELAY_DROP_TIMEOUT_MS mlx5_ib_event_work MLX5_ATOMIC_SIZE_QP_8BYTES MLX5_VPORT_ACCESS_METHOD_MAD MLX5_VPORT_ACCESS_METHOD_HCA MLX5_VPORT_ACCESS_METHOD_NIC mlx5_reg_node_desc ib_max_vl_num __IB_MAX_VL_0 __IB_MAX_VL_0_1 __IB_MAX_VL_0_3 __IB_MAX_VL_0_7 __IB_MAX_VL_0_14 mlx5_vl_hw_cap MLX5_VL_HW_0 MLX5_VL_HW_0_1 MLX5_VL_HW_0_2 MLX5_VL_HW_0_3 MLX5_VL_HW_0_4 MLX5_VL_HW_0_5 MLX5_VL_HW_0_6 MLX5_VL_HW_0_7 MLX5_VL_HW_0_14 sub_dev ibcontext uhw ib_port_num ib_block_iter __sg __dma_addr __sg_numblocks __sg_nents __sg_advance __pg_bit pgsz_bitmap page_offset_bits pgoff_bitmask page_offset_quantized ib_mr_status_check IB_MR_CHECK_SIG_STATUS ib_mr_rereg_flags IB_MR_REREG_TRANS IB_MR_REREG_PD IB_MR_REREG_ACCESS IB_MR_REREG_SUPPORTED ib_odp_counters faults_handled invalidations invalidations_handled ib_umem_dmabuf first_sg first_sg_offset last_sg_trim ib_umem_odp umem_mutex is_implicit_odp MLX5_MKC_PCIE_TPH_NO_STEERING_TAG_INDEX mlx5_ifc_create_mkey_out_bits mkey_index MLX5_EN_RD MLX5_EN_WR MLX5_PROF_MASK_QP_SIZE MLX5_PROF_MASK_MR_CACHE mlx5_async_cbk_t mlx5_async_work throttle_locked unpriv_locked mlx5_klm bcount mlx5_ib_uapi_reg_dmabuf_flags MLX5_IB_UAPI_REG_DMABUF_ACCESS_DATA_DIRECT mlx5_ib_alloc_mw num_klms mlx5_ib_mtt_access_flags MLX5_IB_MTT_READ MLX5_IB_MTT_WRITE descs_alloc desc_map max_descs pi_mr klm_mr mtt_mr data_iova pi_iova meta_ndescs mlx5_ib_mr ibmr implicit_children odp_destroy odp_stats is_odp_implicit dd_crossed_mr dd_node dmabuf_faulted null_mmkey mlx5_mkeys_page mlx5r_async_create_mkey MAX_PENDING_REG_MR sg_offset data_sg_nents data_sg_offset meta_sg meta_sg_nents meta_sg_offset sg_offset_p meta_sgl meta_sg_offset_p mr_status mw max_num_sg max_num_meta_sg new_access_flags new_pd current_access_flags target_access_flags persistent_entry limit_fill mkc ib_rate IB_RATE_PORT_CURRENT IB_RATE_2_5_GBPS IB_RATE_5_GBPS IB_RATE_10_GBPS IB_RATE_20_GBPS IB_RATE_30_GBPS IB_RATE_40_GBPS IB_RATE_60_GBPS IB_RATE_80_GBPS IB_RATE_120_GBPS IB_RATE_14_GBPS IB_RATE_56_GBPS IB_RATE_112_GBPS IB_RATE_168_GBPS IB_RATE_25_GBPS IB_RATE_100_GBPS IB_RATE_200_GBPS IB_RATE_300_GBPS IB_RATE_28_GBPS IB_RATE_50_GBPS IB_RATE_400_GBPS IB_RATE_600_GBPS IB_RATE_800_GBPS ib_rdma_wr remote_addr ib_wq_flags IB_WQ_FLAGS_CVLAN_STRIPPING IB_WQ_FLAGS_SCATTER_FCS IB_WQ_FLAGS_DELAY_DROP IB_WQ_FLAGS_PCI_WRITE_END_PADDING ib_wq_attr_mask IB_WQ_STATE IB_WQ_CUR_STATE IB_WQ_FLAGS mlx5_ifc_cmd_pas_bits pa_h pa_l reserved_at_34 mlx5_ifc_ads_bits free_ar mlid ack_timeout reserved_at_45 src_addr_index reserved_at_50 stat_rate rgid_rip f_dscp f_ecn reserved_at_106 f_eth_prio dei_cfi eth_prio vhca_port_num rmac_47_32 rmac_31_0 MLX5_WQ_TYPE_LINKED_LIST MLX5_WQ_TYPE_CYCLIC MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ MLX5_WQ_TYPE_CYCLIC_STRIDING_RQ MLX5_WQ_END_PAD_MODE_NONE MLX5_WQ_END_PAD_MODE_ALIGN mlx5_ifc_rx_hash_field_select_bits l3_prot_type l4_prot_type selected_fields mlx5_ifc_wq_bits end_padding_mode cd_slave hds_skip_first_sge log2_hds_buf_size lwm hw_counter sw_counter log_wq_stride log_wq_pg_sz reserved_at_118 log_wq_sz wq_umem_valid reserved_at_122 log_hairpin_num_packets log_hairpin_data_sz log_wqe_num_of_strides two_byte_shift_en reserved_at_139 log_wqe_stride_size dbr_umem_id wq_umem_id wq_umem_offset headers_mkey shampo_enable reserved_at_1e1 shampo_mode reserved_at_1e4 log_reservation_size reserved_at_1e8 log_max_num_of_packets_per_reservation log_headers_entry_size reserved_at_1f8 log_headers_buffer_entry_num mlx5_ifc_rq_num_bits rq_num mlx5_ifc_rq_vhca_bits rq_vhca_id MLX5_QPC_OFFLOAD_TYPE_RNDV MLX5_TIMESTAMP_FORMAT_FREE_RUNNING MLX5_TIMESTAMP_FORMAT_DEFAULT MLX5_TIMESTAMP_FORMAT_REAL_TIME mlx5_ifc_qpc_bits isolate_vl_tc reserved_at_15 req_e2e_credit_mode offload_type atomic_like_write_en latency_sensitive reserved_at_26 log_msg_max reserved_at_48 log_rq_size log_rq_stride no_sq log_sq_size retry_mode ts_format rlky ulp_stateless_offload_mode primary_address_path secondary_address_path log_ack_req_freq reserved_at_384 log_sra_max reserved_at_38b reserved_at_393 fre cur_rnr_retry cur_retry_count reserved_at_39b next_send_psn log_num_dci_stream_channels cqn_snd log_num_dci_errored_streams deth_sqpn last_acked_psn log_rra_max reserved_at_48b atomic_mode rre rwe rae reserved_at_493 reserved_at_49a dp_ordering_1 cd_slave_receive cd_slave_send cd_master min_rnr_nak next_rcv_psn reserved_at_4e0 cqn_rcv q_key reserved_at_560 rq_type srqn_rmpn_xrqn rmsn hw_sq_wqebb_counter sw_sq_wqebb_counter hw_rq_counter sw_rq_counter reserved_at_600 reserved_at_620 cgs cs_req cs_res dc_access_key reserved_at_680 reserved_at_684 mlx5_ifc_tisc_bits strict_lag_tx_port_affinity tls_en MLX5_TIRC_DISP_TYPE_DIRECT MLX5_TIRC_DISP_TYPE_INDIRECT MLX5_RX_HASH_FN_NONE MLX5_RX_HASH_FN_INVERTED_XOR8 MLX5_RX_HASH_FN_TOEPLITZ MLX5_TIRC_SELF_LB_BLOCK_BLOCK_UNICAST MLX5_TIRC_SELF_LB_BLOCK_BLOCK_MULTICAST mlx5_ifc_tirc_bits disp_type reserved_at_25 lro_timeout_period_usecs packet_merge_mask lro_max_ip_payload_size inline_rqn rx_hash_symmetric reserved_at_101 tunneled_offload_en reserved_at_103 indirect_table rx_hash_fn reserved_at_124 self_lb_block rx_hash_toeplitz_key rx_hash_field_selector_outer rx_hash_field_selector_inner mlx5_ifc_sqc_bits flush_in_error_en allow_multi_pkt_send_wqe min_wqe_inline_mode reg_umr allow_swp non_wire hairpin_peer_rq hairpin_peer_vhca packet_pacing_rate_limit_index tis_lst_sz qos_queue_group_id tis_num_0 __empty_rq_num __empty_rq_vhca rq_vhca mlx5_ifc_rqtc_bits list_q_type reserved_at_a8 rqt_max_size rq_vhca_id_format rqt_actual_size MLX5_RQC_MEM_RQ_TYPE_MEMORY_RQ_INLINE MLX5_RQC_MEM_RQ_TYPE_MEMORY_RQ_RMP mlx5_ifc_rqc_bits delay_drop_en vsd mem_rq_type reserved_at_68 rmpn hairpin_peer_sq shampo_no_match_alignment_granularity shampo_match_criteria_type reservation_timeout mlx5_ifc_dctc_bits reserved_at_75 reserved_at_98 srqn_xrqn reserved_at_e8 my_addr_index dc_access_key_violation_count mlx5_ifc_rts2rts_qp_in_bits opt_param_mask qpc mlx5_ifc_cqe_error_syndrome_bits hw_error_syndrome hw_syndrome_type vendor_error_syndrome mlx5_ifc_modify_tis_bitmask_bits mlx5_ifc_modify_tis_in_bits mlx5_ifc_modify_sq_in_bits sq_state reserved_at_44 sqn modify_bitmask MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_VSD MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_SCATTER_FCS MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_RQ_COUNTER_SET_ID mlx5_ifc_modify_rq_in_bits rq_state rqn mlx5_ifc_create_tis_in_bits mlx5_ifc_create_tir_out_bits icm_address_63_40 icm_address_39_32 icm_address_31_0 mlx5_ifc_create_tir_in_bits mlx5_ifc_create_sq_in_bits mlx5_ifc_create_rqt_in_bits rqt_context mlx5_ifc_create_rq_in_bits mlx5_ifc_create_qp_out_bits mlx5_ifc_create_qp_in_bits qpc_ext input_qpn reserved_at_861 mlx5_ifc_create_dct_out_bits mlx5_ifc_create_dct_in_bits dct_context_entry MLX5_STAT_RATE_OFFSET MLX5_L3_PROT_TYPE_IPV4 MLX5_L3_PROT_TYPE_IPV6 MLX5_L4_PROT_TYPE_TCP MLX5_L4_PROT_TYPE_UDP MLX5_HASH_FIELD_SEL_SRC_IP MLX5_HASH_FIELD_SEL_DST_IP MLX5_HASH_FIELD_SEL_L4_SPORT MLX5_HASH_FIELD_SEL_L4_DPORT MLX5_HASH_FIELD_SEL_IPSEC_SPI MLX5_ATOMIC_MODE_OFFSET MLX5_ATOMIC_MODE_IB_COMP MLX5_ATOMIC_MODE_CX MLX5_ATOMIC_MODE_8B MLX5_ATOMIC_MODE_16B MLX5_ATOMIC_MODE_32B MLX5_ATOMIC_MODE_64B MLX5_ATOMIC_MODE_128B MLX5_ATOMIC_MODE_256B mlx5_qp_optpar MLX5_QP_OPTPAR_ALT_ADDR_PATH MLX5_QP_OPTPAR_RRE MLX5_QP_OPTPAR_RAE MLX5_QP_OPTPAR_RWE MLX5_QP_OPTPAR_PKEY_INDEX MLX5_QP_OPTPAR_Q_KEY MLX5_QP_OPTPAR_RNR_TIMEOUT MLX5_QP_OPTPAR_PRIMARY_ADDR_PATH MLX5_QP_OPTPAR_SRA_MAX MLX5_QP_OPTPAR_RRA_MAX MLX5_QP_OPTPAR_PM_STATE MLX5_QP_OPTPAR_RETRY_COUNT MLX5_QP_OPTPAR_RNR_RETRY MLX5_QP_OPTPAR_ACK_TIMEOUT MLX5_QP_OPTPAR_LAG_TX_AFF MLX5_QP_OPTPAR_PRI_PORT MLX5_QP_OPTPAR_SRQN MLX5_QP_OPTPAR_CQN_RCV MLX5_QP_OPTPAR_DC_HS MLX5_QP_OPTPAR_DC_KEY MLX5_QP_OPTPAR_COUNTER_SET_ID mlx5_qp_state MLX5_QP_STATE_RST MLX5_QP_STATE_INIT MLX5_QP_STATE_RTR MLX5_QP_STATE_RTS MLX5_QP_STATE_SQER MLX5_QP_STATE_SQD MLX5_QP_STATE_ERR MLX5_QP_STATE_SQ_DRAINING MLX5_QP_STATE_SUSPENDED MLX5_QP_NUM_STATE MLX5_QP_STATE MLX5_QP_STATE_BAD MLX5_SQ_STATE_NA MLX5_SQ_NUM_STATE MLX5_RQ_STATE_NA MLX5_RQ_NUM_STATE MLX5_QP_ST_RC MLX5_QP_ST_UC MLX5_QP_ST_UD MLX5_QP_ST_XRC MLX5_QP_ST_MLX MLX5_QP_ST_DCI MLX5_QP_ST_DCT MLX5_QP_ST_QP0 MLX5_QP_ST_QP1 MLX5_QP_ST_RAW_ETHERTYPE MLX5_QP_ST_RAW_IPV6 MLX5_QP_ST_SNIFFER MLX5_QP_ST_SYNC_UMR MLX5_QP_ST_PTP_1588 MLX5_QP_ST_REG_UMR MLX5_QP_ST_MAX MLX5_QP_PM_MIGRATED MLX5_QP_PM_ARMED MLX5_QP_PM_REARM MLX5_NON_ZERO_RQ MLX5_SRQ_RQ MLX5_CRQ_RQ MLX5_ZERO_LEN_RQ MLX5_WQE_CTRL_CQ_UPDATE MLX5_WQE_CTRL_CQ_UPDATE_AND_EQE MLX5_WQE_CTRL_SOLICITED MLX5_WQE_CTRL_INITIATOR_SMALL_FENCE MLX5_SEND_WQE_DS MLX5_SEND_WQE_BB MLX5_RCV_DBR MLX5_SND_DBR general_id umr_mkey tis_tir_num fm_ce_se mlx5_wqe_ctrl_seg opmod_idx_opcode qpn_ds MLX5_QP_FLAG_SIGNATURE MLX5_QP_FLAG_SCATTER_CQE MLX5_QP_FLAG_TUNNEL_OFFLOADS MLX5_QP_FLAG_BFREG_INDEX MLX5_QP_FLAG_TYPE_DCT MLX5_QP_FLAG_TYPE_DCI MLX5_QP_FLAG_TIR_ALLOW_SELF_LB_UC MLX5_QP_FLAG_TIR_ALLOW_SELF_LB_MC MLX5_QP_FLAG_ALLOW_SCATTER_CQE MLX5_QP_FLAG_PACKET_BASED_CREDIT_MODE MLX5_QP_FLAG_UAR_PAGE_INDEX MLX5_QP_FLAG_DCI_STREAM MLX5_WQ_FLAG_SIGNATURE mlx5_ib_create_qp_dci_streams log_num_concurent log_num_errored sq_buf_addr access_key mlx5_ib_create_qp sq_wqe_count rq_wqe_count rq_wqe_shift uidx bfreg_index ece_options dci_streams mlx5_ib_create_qp_rss rx_key_len rx_hash_key mlx5_ib_create_qp_resp_mask MLX5_IB_CREATE_QP_RESP_MASK_TIRN MLX5_IB_CREATE_QP_RESP_MASK_TISN MLX5_IB_CREATE_QP_RESP_MASK_RQN MLX5_IB_CREATE_QP_RESP_MASK_SQN MLX5_IB_CREATE_QP_RESP_MASK_TIR_ICM_ADDR mlx5_ib_create_qp_resp tir_icm_addr mlx5_ib_create_wq_mask MLX5_IB_CREATE_WQ_STRIDING_RQ mlx5_ib_create_wq single_stride_log_num_of_bytes single_wqe_log_num_of_strides mlx5_ib_burst_info mlx5_ib_modify_qp_mask MLX5_IB_MODIFY_QP_OOO_DP mlx5_ib_modify_qp burst_info mlx5_ib_modify_qp_resp mlx5_ib_create_wq_resp mlx5_ib_create_rwq_ind_tbl_resp mlx5_ib_modify_wq MLX5_RES_SCAT_DATA32_CQE MLX5_RES_SCAT_DATA64_CQE MLX5_REQ_SCAT_DATA32_CQE MLX5_REQ_SCAT_DATA64_CQE MLX5_CQE_VERSION_V0 MLX5_CQE_VERSION_V1 mlx5_ib_rq_flags MLX5_IB_RQ_CVLAN_STRIPPING MLX5_IB_RQ_PCI_WRITE_END_PADDING mlx5_ib_wq_flags MLX5_IB_WQ_FLAGS_DELAY_DROP MLX5_IB_WQ_FLAGS_STRIDING_RQ mlx5_ib_rwq ibwq core_qp rq_num_pas rq_page_offset log_num_strides wqe_count MLX5_IB_SQ_UMR_INLINE_THRESHOLD MLX5_IB_ACK_REQ_FREQ raw_qp_set_mask_map MLX5_RAW_QP_MOD_SET_RQ_Q_CTR_ID MLX5_RAW_QP_RATE_LIMIT MLX5_QP_RM_GO_BACK_N mlx5_modify_raw_qp_param rq_q_ctr_id mlx5_ib_qp_event_work NUM_NON_BLUE_FLAME_BFREGS mlx5_create_qp_params ucmd_size is_rss_raw MLX5_PATH_FLAG_FL MLX5_PATH_FLAG_FREE_AR MLX5_PATH_FLAG_COUNTER mlx5_ib_drain_cqe sdrain wq_attr wq_attr_mask raw_qp_param tx_affinity qp_flags_en qpin fr_sup rt_sup dyn_bfreg mlx5_ifc_sqerr2rts_qp_in_bits mlx5_ifc_sqd2rts_qp_in_bits mlx5_ifc_rts2rts_qp_out_bits mlx5_ifc_rtr2rts_qp_out_bits mlx5_ifc_rtr2rts_qp_in_bits mlx5_ifc_rst2init_qp_out_bits mlx5_ifc_rst2init_qp_in_bits mlx5_ifc_query_qp_in_bits mlx5_ifc_query_dct_in_bits mlx5_ifc_qp_2rst_in_bits mlx5_ifc_qp_2err_in_bits mlx5_ifc_init2rtr_qp_out_bits mlx5_ifc_init2rtr_qp_in_bits mlx5_ifc_init2init_qp_out_bits mlx5_ifc_init2init_qp_in_bits mlx5_ifc_drain_dct_in_bits mlx5_ifc_destroy_sq_in_bits mlx5_ifc_destroy_rq_in_bits mlx5_ifc_set_delay_drop_params_in_bits delay_drop_timeout mlx5_ifc_destroy_qp_in_bits mlx5_ifc_destroy_dct_in_bits mlx5_ifc_create_sq_out_bits mbox_info res_num timeout_usec rsc_type rdma_nldev_attr RDMA_NLDEV_ATTR_UNSPEC RDMA_NLDEV_ATTR_PAD RDMA_NLDEV_ATTR_DEV_INDEX RDMA_NLDEV_ATTR_DEV_NAME RDMA_NLDEV_ATTR_PORT_INDEX RDMA_NLDEV_ATTR_CAP_FLAGS RDMA_NLDEV_ATTR_FW_VERSION RDMA_NLDEV_ATTR_NODE_GUID RDMA_NLDEV_ATTR_SYS_IMAGE_GUID RDMA_NLDEV_ATTR_SUBNET_PREFIX RDMA_NLDEV_ATTR_LID RDMA_NLDEV_ATTR_SM_LID RDMA_NLDEV_ATTR_LMC RDMA_NLDEV_ATTR_PORT_STATE RDMA_NLDEV_ATTR_PORT_PHYS_STATE RDMA_NLDEV_ATTR_DEV_NODE_TYPE RDMA_NLDEV_ATTR_RES_SUMMARY RDMA_NLDEV_ATTR_RES_SUMMARY_ENTRY RDMA_NLDEV_ATTR_RES_SUMMARY_ENTRY_NAME RDMA_NLDEV_ATTR_RES_SUMMARY_ENTRY_CURR RDMA_NLDEV_ATTR_RES_QP RDMA_NLDEV_ATTR_RES_QP_ENTRY RDMA_NLDEV_ATTR_RES_LQPN RDMA_NLDEV_ATTR_RES_RQPN RDMA_NLDEV_ATTR_RES_RQ_PSN RDMA_NLDEV_ATTR_RES_SQ_PSN RDMA_NLDEV_ATTR_RES_PATH_MIG_STATE RDMA_NLDEV_ATTR_RES_TYPE RDMA_NLDEV_ATTR_RES_STATE RDMA_NLDEV_ATTR_RES_PID RDMA_NLDEV_ATTR_RES_KERN_NAME RDMA_NLDEV_ATTR_RES_CM_ID RDMA_NLDEV_ATTR_RES_CM_ID_ENTRY RDMA_NLDEV_ATTR_RES_PS RDMA_NLDEV_ATTR_RES_SRC_ADDR RDMA_NLDEV_ATTR_RES_DST_ADDR RDMA_NLDEV_ATTR_RES_CQ RDMA_NLDEV_ATTR_RES_CQ_ENTRY RDMA_NLDEV_ATTR_RES_CQE RDMA_NLDEV_ATTR_RES_USECNT RDMA_NLDEV_ATTR_RES_POLL_CTX RDMA_NLDEV_ATTR_RES_MR RDMA_NLDEV_ATTR_RES_MR_ENTRY RDMA_NLDEV_ATTR_RES_RKEY RDMA_NLDEV_ATTR_RES_LKEY RDMA_NLDEV_ATTR_RES_IOVA RDMA_NLDEV_ATTR_RES_MRLEN RDMA_NLDEV_ATTR_RES_PD RDMA_NLDEV_ATTR_RES_PD_ENTRY RDMA_NLDEV_ATTR_RES_LOCAL_DMA_LKEY RDMA_NLDEV_ATTR_RES_UNSAFE_GLOBAL_RKEY RDMA_NLDEV_ATTR_NDEV_INDEX RDMA_NLDEV_ATTR_NDEV_NAME RDMA_NLDEV_ATTR_DRIVER RDMA_NLDEV_ATTR_DRIVER_ENTRY RDMA_NLDEV_ATTR_DRIVER_STRING RDMA_NLDEV_ATTR_DRIVER_PRINT_TYPE RDMA_NLDEV_ATTR_DRIVER_S32 RDMA_NLDEV_ATTR_DRIVER_U32 RDMA_NLDEV_ATTR_DRIVER_S64 RDMA_NLDEV_ATTR_DRIVER_U64 RDMA_NLDEV_ATTR_RES_PDN RDMA_NLDEV_ATTR_RES_CQN RDMA_NLDEV_ATTR_RES_MRN RDMA_NLDEV_ATTR_RES_CM_IDN RDMA_NLDEV_ATTR_RES_CTXN RDMA_NLDEV_ATTR_LINK_TYPE RDMA_NLDEV_SYS_ATTR_NETNS_MODE RDMA_NLDEV_ATTR_DEV_PROTOCOL RDMA_NLDEV_NET_NS_FD RDMA_NLDEV_ATTR_CHARDEV_TYPE RDMA_NLDEV_ATTR_CHARDEV_NAME RDMA_NLDEV_ATTR_CHARDEV_ABI RDMA_NLDEV_ATTR_CHARDEV RDMA_NLDEV_ATTR_UVERBS_DRIVER_ID RDMA_NLDEV_ATTR_STAT_MODE RDMA_NLDEV_ATTR_STAT_RES RDMA_NLDEV_ATTR_STAT_AUTO_MODE_MASK RDMA_NLDEV_ATTR_STAT_COUNTER RDMA_NLDEV_ATTR_STAT_COUNTER_ENTRY RDMA_NLDEV_ATTR_STAT_COUNTER_ID RDMA_NLDEV_ATTR_STAT_HWCOUNTERS RDMA_NLDEV_ATTR_STAT_HWCOUNTER_ENTRY RDMA_NLDEV_ATTR_STAT_HWCOUNTER_ENTRY_NAME RDMA_NLDEV_ATTR_STAT_HWCOUNTER_ENTRY_VALUE RDMA_NLDEV_ATTR_DEV_DIM RDMA_NLDEV_ATTR_RES_RAW RDMA_NLDEV_ATTR_RES_CTX RDMA_NLDEV_ATTR_RES_CTX_ENTRY RDMA_NLDEV_ATTR_RES_SRQ RDMA_NLDEV_ATTR_RES_SRQ_ENTRY RDMA_NLDEV_ATTR_RES_SRQN RDMA_NLDEV_ATTR_MIN_RANGE RDMA_NLDEV_ATTR_MAX_RANGE RDMA_NLDEV_SYS_ATTR_COPY_ON_FORK RDMA_NLDEV_ATTR_STAT_HWCOUNTER_INDEX RDMA_NLDEV_ATTR_STAT_HWCOUNTER_DYNAMIC RDMA_NLDEV_SYS_ATTR_PRIVILEGED_QKEY_MODE RDMA_NLDEV_ATTR_DRIVER_DETAILS RDMA_NLDEV_ATTR_RES_SUBTYPE RDMA_NLDEV_ATTR_DEV_TYPE RDMA_NLDEV_ATTR_PARENT_NAME RDMA_NLDEV_ATTR_NAME_ASSIGN_TYPE RDMA_NLDEV_ATTR_EVENT_TYPE RDMA_NLDEV_SYS_ATTR_MONITOR_MODE RDMA_NLDEV_ATTR_STAT_OPCOUNTER_ENABLED RDMA_NLDEV_ATTR_MAX mlx5_sgmt_type MLX5_SGMT_TYPE_HW_CQPC MLX5_SGMT_TYPE_HW_SQPC MLX5_SGMT_TYPE_HW_RQPC MLX5_SGMT_TYPE_FULL_SRQC MLX5_SGMT_TYPE_FULL_CQC MLX5_SGMT_TYPE_FULL_EQC MLX5_SGMT_TYPE_FULL_QPC MLX5_SGMT_TYPE_SND_BUFF MLX5_SGMT_TYPE_RCV_BUFF MLX5_SGMT_TYPE_SRQ_BUFF MLX5_SGMT_TYPE_CQ_BUFF MLX5_SGMT_TYPE_EQ_BUFF MLX5_SGMT_TYPE_SX_SLICE MLX5_SGMT_TYPE_SX_SLICE_ALL MLX5_SGMT_TYPE_RDB MLX5_SGMT_TYPE_RX_SLICE_ALL MLX5_SGMT_TYPE_PRM_QUERY_QP MLX5_SGMT_TYPE_PRM_QUERY_CQ MLX5_SGMT_TYPE_PRM_QUERY_MKEY MLX5_SGMT_TYPE_MENU MLX5_SGMT_TYPE_TERMINATE MLX5_SGMT_TYPE_NUM mlx5_rsc_key index1 index2 num_of_obj1 num_of_obj2 mlx5_rsc_dump_cmd mlx5_wqe_srq_next_seg next_wqe_index mlx5_wqe_data_seg MLX5_SRQ_FLAG_SIGNATURE mlx5_ib_create_srq mlx5_ib_create_srq_resp MLX5_SRQ_FLAG_ERR MLX5_SRQ_FLAG_WQ_SIG MLX5_SRQ_FLAG_RNDV mlx5_srq_attr db_record tm_log_list_size tm_next_tag tm_hw_phase_cnt tm_sw_phase_cnt srq_attr MLX5_XRC_SRQC_STATE_GOOD MLX5_XRC_SRQC_STATE_ERROR mlx5_ifc_xrc_srqc_bits log_xrc_srq_size cont_srq reserved_at_22 reserved_at_46 user_index_equal_xrc_srqn db_record_addr_h db_record_addr_l reserved_at_17e MLX5_SRQC_STATE_GOOD MLX5_SRQC_STATE_ERROR mlx5_ifc_srqc_bits log_srq_size MLX5_RMPC_STATE_RDY MLX5_RMPC_STATE_ERR mlx5_ifc_rmpc_bits MLX5_XRQC_STATE_GOOD MLX5_XRQC_STATE_ERROR MLX5_XRQC_TOPOLOGY_NO_SPECIAL_TOPOLOGY MLX5_XRQC_TOPOLOGY_TAG_MATCHING MLX5_XRQC_OFFLOAD_RNDV mlx5_ifc_tag_matching_topology_context_bits log_matching_list_sz append_next_index sw_phase_cnt hw_phase_cnt mlx5_ifc_xrqc_bits rlkey tag_matching_topology_context mlx5_ifc_query_xrq_in_bits xrqn mlx5_ifc_query_xrc_srq_in_bits xrc_srqn mlx5_ifc_query_srq_in_bits mlx5_ifc_query_rmp_in_bits mlx5_ifc_rmp_bitmask_bits mlx5_ifc_modify_rmp_in_bits mlx5_ifc_destroy_xrq_in_bits mlx5_ifc_destroy_xrc_srq_in_bits mlx5_ifc_destroy_srq_in_bits mlx5_ifc_destroy_rmp_in_bits mlx5_ifc_create_xrq_out_bits mlx5_ifc_create_xrq_in_bits xrq_context mlx5_ifc_create_xrc_srq_out_bits mlx5_ifc_create_xrc_srq_in_bits xrc_srq_context_entry xrc_srq_umem_valid mlx5_ifc_create_srq_out_bits mlx5_ifc_create_srq_in_bits srq_context_entry mlx5_ifc_create_rmp_out_bits mlx5_ifc_create_rmp_in_bits MLX5_ARM_XRC_SRQ_IN_OP_MOD_XRC_SRQ mlx5_ifc_arm_xrc_srq_in_bits MLX5_ARM_RQ_IN_OP_MOD_SRQ MLX5_ARM_RQ_IN_OP_MOD_XRQ mlx5_ifc_arm_rq_in_bits srq_number is_srq srqc MLX5_MKEY_MASK_LEN MLX5_MKEY_MASK_PAGE_SIZE MLX5_MKEY_MASK_START_ADDR MLX5_MKEY_MASK_PD MLX5_MKEY_MASK_EN_RINVAL MLX5_MKEY_MASK_EN_SIGERR MLX5_MKEY_MASK_BSF_EN MLX5_MKEY_MASK_KEY MLX5_MKEY_MASK_QPN MLX5_MKEY_MASK_LR MLX5_MKEY_MASK_LW MLX5_MKEY_MASK_RR MLX5_MKEY_MASK_RW MLX5_MKEY_MASK_A MLX5_MKEY_MASK_SMALL_FENCE MLX5_MKEY_MASK_RELAXED_ORDERING_WRITE MLX5_MKEY_MASK_FREE MLX5_MKEY_MASK_PAGE_SIZE_5 MLX5_MKEY_MASK_RELAXED_ORDERING_READ MLX5_UMR_TRANSLATION_OFFSET_EN MLX5_UMR_CHECK_NOT_FREE MLX5_UMR_CHECK_FREE MLX5_UMR_INLINE mlx5_mkey_seg pcie_control qpn_mkey7_0 flags_pd bsfs_octo_size xlt_oct_size log2_page_size xlt_offset bsf_octowords mlx5_wqe_umr_ctrl_seg xlt_octowords mkey_mask xlt_offset_47_16 mlx5_mtt ptag mlx5_ksm mlx5_ib_umr_context mlx5r_umr_context mlx5r_umr_wqe ctrl_seg mkey_seg data_seg MAX_UMR_WR xlt_flags xlt with_data umr_context wqe_sz ib_send_flags IB_SEND_FENCE IB_SEND_SIGNALED IB_SEND_SOLICITED IB_SEND_INLINE IB_SEND_IP_CSUM IB_SEND_RESERVED_START IB_SEND_RESERVED_END ib_reg_wr MLX5_EXTENDED_UD_AV MLX5_INLINE_SEG MLX5_PERM_LOCAL_READ MLX5_PERM_LOCAL_WRITE MLX5_PERM_REMOTE_READ MLX5_PERM_REMOTE_WRITE MLX5_PERM_ATOMIC MLX5_PERM_UMR_EN MLX5_MKEY_STATUS_FREE MLX5_MKEY_REMOTE_INVAL MLX5_MKEY_FLAG_SYNC_UMR MLX5_MKEY_BSF_EN MLX5_FLAGS_INLINE MLX5_FLAGS_CHECK_FREE MLX5_ETH_WQE_L3_INNER_CSUM MLX5_ETH_WQE_L4_INNER_CSUM MLX5_ETH_WQE_L3_CSUM MLX5_ETH_WQE_L4_CSUM inline_hdr mlx5_wqe_eth_seg swp_outer_l4_offset swp_outer_l3_offset swp_inner_l4_offset swp_inner_l3_offset cs_flags swp_flags flow_table_metadata mlx5_wqe_xrc_seg mlx5_wqe_datagram_seg mlx5_wqe_raddr_seg mlx5_seg_set_psv psv_num transient_sig mlx5_rwqe_sig mlx5_wqe_inline_seg mlx5_sig_type MLX5_DIF_CRC MLX5_DIF_IPCS mlx5_bsf_inl vld_refresh dif_apptag dif_reftag rp_inv_seed dif_inc_ref_guard_check dif_app_bitmask_check copy_byte_mask bs_selector rsvd_wflags rsvd_mflags mlx5_bsf_basic bsf_size_sbs check_byte_mask w_bfs_psv m_bfs_psv mlx5_bsf_ext t_init_gen_pro_size rsvd_epi_size w_tfs_psv m_tfs_psv mlx5_bsf w_inl m_inl mlx5_stride_block_entry mlx5_stride_block_ctrl_seg bcount_per_cycle repeat_count mlx5_wqe_eth_pad nreq psv_index mlx5_opcode send_signaled check_not_free __inl ib_uverbs_advise_mr_flag IB_UVERBS_ADVISE_MR_FLAG_FLUSH mlx5_ifc_odp_per_transport_service_cap_bits receive srq_receive mlx5_ifc_odp_scheme_cap_bits page_prefetch dc_odp_caps mlx5_ifc_odp_cap_bits transport_page_fault_scheme_cap memory_page_fault_scheme_cap mem_page_fault reserved_at_601 mlx5_ifc_trans_page_fault_info_bits page_fault_type wq_number fault_token mlx5_ifc_mem_page_fault_info_bits fault_token_47_32 fault_token_31_0 mlx5_ifc_page_fault_resume_in_page_fault_info_auto_bits trans_page_fault_info mem_page_fault_info mlx5_ifc_page_fault_resume_in_bits page_fault_info MLX5_PFAULT_SUBTYPE_WQE MLX5_PFAULT_SUBTYPE_RDMA MLX5_PFAULT_SUBTYPE_MEMORY wqe_page_fault_type MLX5_WQE_PF_TYPE_RMP MLX5_WQE_PF_TYPE_REQ_SEND_OR_WRITE MLX5_WQE_PF_TYPE_RESP MLX5_WQE_PF_TYPE_REQ_READ_OR_ATOMIC mlx5_eq_param mlx5_irq mlx5_pagefault_type_flags MLX5_PFAULT_REQUESTOR MLX5_PFAULT_WRITE MLX5_PFAULT_RDMA mlx5_base_av fault_byte_count prefetch_before_byte_count prefetch_after_byte_count mlx5_pagefault event_subtype pf_frame io_virt bcnt MLX5_IB_NUM_PF_EQE MLX5_IB_NUM_PF_DRAIN prefetch_mr_work pf_flags bytes_mapped permissive_fault odp user_va pfault mni mlx5_switchdev_event MLX5_SWITCHDEV_EVENT_PAIR MLX5_SWITCHDEV_EVENT_UNPAIR mlx5_eswitch_rep_ops get_proto_dev MLX5_FT_NIC_RX_2_NIC_RX_RDMA MLX5_FT_NIC_TX_RDMA_2_NIC_TX mlx5_ifc_macsec_cap_bits macsec_epn macsec_crypto_esp_aes_gcm_256_encrypt macsec_crypto_esp_aes_gcm_128_encrypt macsec_crypto_esp_aes_gcm_256_decrypt macsec_crypto_esp_aes_gcm_128_decrypt log_max_macsec_offload min_log_macsec_full_replay_window max_log_macsec_full_replay_window macsec_index physical_gid mlx5_macsec_event_data macdev fs_id mlx5_roce_gids roce_gid_list_entry gid_idx mlx5_macsec_device macsec_devices_list_entry macsec_roce_gids tx_rules_list rx_rules_list uverbs_obj_fd_type mlx5_ib_devx_methods MLX5_IB_METHOD_DEVX_OTHER MLX5_IB_METHOD_DEVX_QUERY_UAR MLX5_IB_METHOD_DEVX_QUERY_EQN MLX5_IB_METHOD_DEVX_SUBSCRIBE_EVENT mlx5_ib_devx_other_attrs MLX5_IB_ATTR_DEVX_OTHER_CMD_IN MLX5_IB_ATTR_DEVX_OTHER_CMD_OUT mlx5_ib_devx_obj_create_attrs MLX5_IB_ATTR_DEVX_OBJ_CREATE_HANDLE MLX5_IB_ATTR_DEVX_OBJ_CREATE_CMD_IN MLX5_IB_ATTR_DEVX_OBJ_CREATE_CMD_OUT mlx5_ib_devx_query_uar_attrs MLX5_IB_ATTR_DEVX_QUERY_UAR_USER_IDX MLX5_IB_ATTR_DEVX_QUERY_UAR_DEV_IDX mlx5_ib_devx_obj_destroy_attrs MLX5_IB_ATTR_DEVX_OBJ_DESTROY_HANDLE mlx5_ib_devx_obj_modify_attrs MLX5_IB_ATTR_DEVX_OBJ_MODIFY_HANDLE MLX5_IB_ATTR_DEVX_OBJ_MODIFY_CMD_IN MLX5_IB_ATTR_DEVX_OBJ_MODIFY_CMD_OUT mlx5_ib_devx_obj_query_attrs MLX5_IB_ATTR_DEVX_OBJ_QUERY_HANDLE MLX5_IB_ATTR_DEVX_OBJ_QUERY_CMD_IN MLX5_IB_ATTR_DEVX_OBJ_QUERY_CMD_OUT mlx5_ib_devx_obj_query_async_attrs MLX5_IB_ATTR_DEVX_OBJ_QUERY_ASYNC_HANDLE MLX5_IB_ATTR_DEVX_OBJ_QUERY_ASYNC_CMD_IN MLX5_IB_ATTR_DEVX_OBJ_QUERY_ASYNC_FD MLX5_IB_ATTR_DEVX_OBJ_QUERY_ASYNC_WR_ID MLX5_IB_ATTR_DEVX_OBJ_QUERY_ASYNC_OUT_LEN mlx5_ib_devx_subscribe_event_attrs MLX5_IB_ATTR_DEVX_SUBSCRIBE_EVENT_FD_HANDLE MLX5_IB_ATTR_DEVX_SUBSCRIBE_EVENT_OBJ_HANDLE MLX5_IB_ATTR_DEVX_SUBSCRIBE_EVENT_TYPE_NUM_LIST MLX5_IB_ATTR_DEVX_SUBSCRIBE_EVENT_FD_NUM MLX5_IB_ATTR_DEVX_SUBSCRIBE_EVENT_COOKIE mlx5_ib_devx_query_eqn_attrs MLX5_IB_ATTR_DEVX_QUERY_EQN_USER_VEC MLX5_IB_ATTR_DEVX_QUERY_EQN_DEV_EQN mlx5_ib_devx_obj_methods MLX5_IB_METHOD_DEVX_OBJ_CREATE MLX5_IB_METHOD_DEVX_OBJ_DESTROY MLX5_IB_METHOD_DEVX_OBJ_MODIFY MLX5_IB_METHOD_DEVX_OBJ_QUERY MLX5_IB_METHOD_DEVX_OBJ_ASYNC_QUERY mlx5_ib_devx_umem_reg_attrs MLX5_IB_ATTR_DEVX_UMEM_REG_HANDLE MLX5_IB_ATTR_DEVX_UMEM_REG_ADDR MLX5_IB_ATTR_DEVX_UMEM_REG_LEN MLX5_IB_ATTR_DEVX_UMEM_REG_ACCESS MLX5_IB_ATTR_DEVX_UMEM_REG_OUT_ID MLX5_IB_ATTR_DEVX_UMEM_REG_PGSZ_BITMAP MLX5_IB_ATTR_DEVX_UMEM_REG_DMABUF_FD mlx5_ib_devx_umem_dereg_attrs MLX5_IB_ATTR_DEVX_UMEM_DEREG_HANDLE mlx5_ib_devx_umem_methods MLX5_IB_METHOD_DEVX_UMEM_REG MLX5_IB_METHOD_DEVX_UMEM_DEREG mlx5_ib_devx_async_cmd_fd_alloc_attrs MLX5_IB_ATTR_DEVX_ASYNC_CMD_FD_ALLOC_HANDLE mlx5_ib_devx_async_event_fd_alloc_attrs MLX5_IB_ATTR_DEVX_ASYNC_EVENT_FD_ALLOC_HANDLE MLX5_IB_ATTR_DEVX_ASYNC_EVENT_FD_ALLOC_FLAGS mlx5_ib_devx_async_cmd_fd_methods MLX5_IB_METHOD_DEVX_ASYNC_CMD_FD_ALLOC mlx5_ib_devx_async_event_fd_methods MLX5_IB_METHOD_DEVX_ASYNC_EVENT_FD_ALLOC mlx5_ib_uapi_devx_async_cmd_hdr out_data mlx5_ib_uapi_devx_create_event_channel_flags MLX5_IB_UAPI_DEVX_CR_EV_CH_FLAGS_OMIT_DATA mlx5_ib_uapi_devx_async_event_hdr MLX5_OBJ_TYPE_SW_ICM MLX5_OBJ_TYPE_GENEVE_TLV_OPT MLX5_OBJ_TYPE_VIRTIO_NET_Q MLX5_OBJ_TYPE_VIRTIO_Q_COUNTERS MLX5_OBJ_TYPE_MATCH_DEFINER MLX5_OBJ_TYPE_HEADER_MODIFY_ARGUMENT MLX5_OBJ_TYPE_STC MLX5_OBJ_TYPE_RTC MLX5_OBJ_TYPE_STE MLX5_OBJ_TYPE_MODIFY_HDR_PATTERN MLX5_OBJ_TYPE_PAGE_TRACK MLX5_OBJ_TYPE_MKEY MLX5_OBJ_TYPE_QP MLX5_OBJ_TYPE_PSV MLX5_OBJ_TYPE_RMP MLX5_OBJ_TYPE_XRC_SRQ MLX5_OBJ_TYPE_RQ MLX5_OBJ_TYPE_SQ MLX5_OBJ_TYPE_TIR MLX5_OBJ_TYPE_TIS MLX5_OBJ_TYPE_DCT MLX5_OBJ_TYPE_XRQ MLX5_OBJ_TYPE_RQT MLX5_OBJ_TYPE_FLOW_COUNTER MLX5_OBJ_TYPE_CQ MLX5_OBJ_TYPE_FT_ALIAS MLX5_CMD_OP_GENERAL_START MLX5_CMD_OP_GENERAL_END mlx5_ifc_dest_format_struct_bits destination_eswitch_owner_vhca_id_valid packet_reformat destination_table_type destination_eswitch_owner_vhca_id mlx5_ifc_flow_counter_list_bits mlx5_ifc_extended_dest_format_bits destination_entry packet_reformat_id mlx5_ifc_dest_format_flow_counter_list_auto_bits extended_dest_format flow_counter_list mlx5_ifc_mac_address_layout_bits mac_addr_47_32 mac_addr_31_0 mlx5_ifc_vlan_bits cfi mlx5_ifc_exe_aso_ctrl_flow_meter_bits aso_type meter_id mlx5_ifc_exe_aso_ctrl exe_aso_ctrl_flow_meter mlx5_ifc_execute_aso_bits aso_object_id exe_aso_ctrl mlx5_ifc_flow_context_bits extended_destination uplink_hairpin_en encrypt_decrypt_type destination_list_size flow_counter_list_size modify_header_id encrypt_decrypt_obj_id reserved_at_1300 mlx5_ifc_tsar_element_bits tsar_type mlx5_ifc_vport_element_bits eswitch_owner_vhca_id_valid eswitch_owner_vhca_id mlx5_ifc_vport_tc_element_bits mlx5_ifc_element_attributes_bits tsar vport_tc mlx5_ifc_scheduling_context_bits element_type element_attributes parent_element_id bw_share max_average_bw max_bw_obj_id mlx5_ifc_set_l2_table_entry_in_bits silent_mode_valid reserved_at_f2 vlan_valid mlx5_ifc_set_fte_in_bits modify_enable_mask flow_index mlx5_ifc_query_tis_in_bits mlx5_ifc_query_tir_in_bits mlx5_ifc_query_sq_in_bits mlx5_ifc_query_scheduling_element_in_bits scheduling_hierarchy scheduling_element_id mlx5_ifc_query_rqt_in_bits mlx5_ifc_query_rq_in_bits mlx5_ifc_query_mkey_in_bits reserved_at_61 mlx5_ifc_query_l2_table_entry_in_bits mlx5_ifc_sw_owner_icm_root_params_bits sw_owner_icm_root_1 sw_owner_icm_root_0 mlx5_ifc_rtc_params_bits rtc_id_0 rtc_id_1 sws hws mlx5_ifc_flow_table_context_bits reformat_en decap_en table_miss_action rtc_valid table_miss_id lag_master_next_table_id mlx5_ifc_query_flow_table_in_bits mlx5_ifc_query_fte_in_bits mlx5_ifc_general_obj_out_cmd_hdr_bits mlx5_ifc_query_flow_group_in_bits mlx5_ifc_query_flow_counter_in_bits num_of_counters mlx5_ifc_query_packet_reformat_context_in_bits mlx5_ifc_alloc_packet_reformat_context_out_bits mlx5_ifc_dealloc_packet_reformat_context_in_bits reserved_20 reserved_60 mlx5_ifc_alloc_modify_header_context_out_bits mlx5_ifc_dealloc_modify_header_context_in_bits mlx5_ifc_query_modify_header_context_in_bits mlx5_ifc_query_cq_in_bits mlx5_ifc_modify_tir_bitmask_bits self_lb_en reserved_at_3c reserved_at_3e packet_merge mlx5_ifc_modify_tir_in_bits mlx5_ifc_modify_scheduling_element_in_bits scheduling_context mlx5_ifc_rqt_bitmask_bits rqn_list mlx5_ifc_modify_rqt_in_bits mlx5_ifc_destroy_scheduling_element_in_bits mlx5_ifc_destroy_psv_in_bits psvn mlx5_ifc_destroy_mkey_in_bits mlx5_ifc_destroy_flow_group_in_bits mlx5_ifc_destroy_cq_in_bits mlx5_ifc_delete_vxlan_udp_dport_in_bits vxlan_udp_port mlx5_ifc_delete_l2_table_entry_in_bits mlx5_ifc_delete_fte_in_bits mlx5_ifc_create_tis_out_bits mlx5_ifc_create_scheduling_element_out_bits mlx5_ifc_create_scheduling_element_in_bits mlx5_ifc_create_rqt_out_bits mlx5_ifc_create_rq_out_bits mlx5_ifc_create_psv_out_bits psv0_index psv1_index psv2_index psv3_index mlx5_ifc_create_psv_in_bits num_psv mlx5_ifc_create_flow_table_out_bits mlx5_ifc_create_flow_table_in_bits flow_table_context mlx5_ifc_create_flow_group_out_bits mlx5_ifc_create_cq_out_bits mlx5_ifc_arm_xrq_in_bits mlx5_ifc_alloc_flow_counter_out_bits mlx5_ifc_alloc_flow_counter_in_bits flow_counter_bulk_log_size flow_counter_bulk mlx5_ifc_add_vxlan_udp_dport_in_bits mlx5_ifc_mtt_bits ptag_63_32 ptag_31_8 wr_en rd_en mlx5_ifc_modify_flow_table_in_bits mlx5_ifc_umem_bits num_of_mtt mtt mlx5_ifc_uctx_bits mlx5_ifc_create_umem_in_bits mlx5_ifc_create_umem_out_bits umem_id mlx5_ifc_destroy_umem_in_bits mlx5_ifc_create_uctx_in_bits mlx5_ifc_create_uctx_out_bits mlx5_ifc_destroy_uctx_in_bits mlx5_ifc_affiliated_event_header_bits devx_obj_flags DEVX_OBJ_FLAGS_INDIRECT_MKEY DEVX_OBJ_FLAGS_DCT DEVX_OBJ_FLAGS_CQ DEVX_OBJ_FLAGS_HW_FREED mlx5_async_cmd devx_async_data ev_file cmd_out_len devx_async_cmd_event_file uobj ev_queue devx_async_event_data devx_event unaffiliated_list devx_obj_event obj_sub_list devx_event_subscription file_list xa_list is_cleaned xa_key_level1 xa_key_level2 devx_async_event_file subscribed_events_list omit_data is_overflow_err is_destroyed devx_umem devx_umem_reg_cmd devx_async_event_queue bytes_in_use din event_num is_user req_ucaps mlx5_ib_pp_obj_methods MLX5_IB_METHOD_PP_OBJ_ALLOC MLX5_IB_METHOD_PP_OBJ_DESTROY mlx5_ib_pp_alloc_attrs MLX5_IB_ATTR_PP_OBJ_ALLOC_HANDLE MLX5_IB_ATTR_PP_OBJ_ALLOC_CTX MLX5_IB_ATTR_PP_OBJ_ALLOC_FLAGS MLX5_IB_ATTR_PP_OBJ_ALLOC_INDEX mlx5_ib_pp_obj_destroy_attrs MLX5_IB_ATTR_PP_OBJ_DESTROY_HANDLE mlx5_ib_uapi_pp_alloc_flags MLX5_IB_UAPI_PP_ALLOC_FLAGS_DEDICATED_INDEX mlx5_ib_pp mlx5_ib_query_pd_attrs MLX5_IB_ATTR_QUERY_PD_HANDLE MLX5_IB_ATTR_QUERY_PD_RESP_PDN mlx5_ib_pd_methods MLX5_IB_METHOD_PD_QUERY mlx5_ib_device_methods MLX5_IB_METHOD_QUERY_PORT MLX5_IB_METHOD_GET_DATA_DIRECT_SYSFS_PATH mlx5_ib_query_port_attrs MLX5_IB_ATTR_QUERY_PORT_PORT_NUM MLX5_IB_ATTR_QUERY_PORT mlx5_ib_get_data_direct_sysfs_path_attrs MLX5_IB_ATTR_GET_DATA_DIRECT_SYSFS_PATH mlx5_ib_uapi_query_port_flags MLX5_IB_UAPI_QUERY_PORT_VPORT MLX5_IB_UAPI_QUERY_PORT_VPORT_VHCA_ID MLX5_IB_UAPI_QUERY_PORT_VPORT_STEERING_ICM_RX MLX5_IB_UAPI_QUERY_PORT_VPORT_STEERING_ICM_TX MLX5_IB_UAPI_QUERY_PORT_VPORT_REG_C0 MLX5_IB_UAPI_QUERY_PORT_ESW_OWNER_VHCA_ID mlx5_ib_uapi_query_port vport_vhca_id esw_owner_vhca_id vport_steering_icm_rx vport_steering_icm_tx mlx5_ifc_fpga_shell_caps_bits max_num_qps total_rcv_credits dc log_ddr_size max_fpga_qp_msg_size mlx5_ifc_fpga_cap_bits fpga_id fpga_device register_file_ver fpga_ctrl_modify access_reg_query_mode access_reg_modify_mode image_version image_date image_time shell_version shell_caps ieee_vendor_id sandbox_product_version sandbox_product_id sandbox_basic_caps sandbox_extended_caps_len sandbox_extended_caps_addr fpga_ddr_start_addr fpga_cr_space_start_addr fpga_ddr_size fpga_cr_space_size MLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE MLX5_SET_HCA_CAP_OP_MOD_ETHERNET_OFFLOADS MLX5_SET_HCA_CAP_OP_MOD_ODP MLX5_SET_HCA_CAP_OP_MOD_ATOMIC MLX5_SET_HCA_CAP_OP_MOD_ROCE MLX5_SET_HCA_CAP_OP_MOD_IPSEC MLX5_SET_HCA_CAP_OP_MOD_GENERAL_DEVICE2 MLX5_SET_HCA_CAP_OP_MOD_PORT_SELECTION mlx5_ifc_wqe_based_flow_table_cap_bits log_max_num_ste log_max_num_stc log_max_num_rtc log_max_num_header_modify_pattern rtc_hash_split_table rtc_linear_lookup_table stc_alloc_log_granularity stc_alloc_log_max ste_alloc_log_granularity ste_alloc_log_max rtc_reparse_mode rtc_index_mode rtc_log_depth_max ste_format stc_action_type header_insert_type header_remove_type trivial_match_definer rtc_max_num_hash_definer_gen_wqe access_index_mode ste_format_gen_wqe linear_match_definer_reg_c3 fdb_jump_to_tir_stc reserved_at_1c1 mlx5_ifc_esw_cap_bits merged_eswitch esw_manager_vport_number_valid esw_manager_vport_number mlx5_ifc_e_switch_cap_bits vport_svlan_strip vport_cvlan_strip vport_svlan_insert vport_cvlan_insert_if_not_exist vport_cvlan_insert_overwrite vport_cvlan_insert_always esw_shared_ingress_acl esw_uplink_ingress_acl root_ft_on_other_esw reserved_at_a esw_functions_changed ecpf_vport_exists counter_eswitch_affinity nic_vport_node_guid_modify nic_vport_port_guid_modify vxlan_encap_decap nvgre_encap_decap log_max_fdb_encap_uplink reserved_2b log_max_esw_sf esw_sf_base_id mlx5_ifc_debug_cap_bits core_dump_general core_dump_qp resource_dump stall_detect reserved_at_23 mlx5_ifc_tls_cap_bits tls_1_2_aes_gcm_128 tls_1_3_aes_gcm_128 tls_1_2_aes_gcm_256 tls_1_3_aes_gcm_256 mlx5_ifc_ipsec_cap_bits ipsec_full_offload ipsec_crypto_offload ipsec_esn ipsec_crypto_esp_aes_gcm_256_encrypt ipsec_crypto_esp_aes_gcm_128_encrypt ipsec_crypto_esp_aes_gcm_256_decrypt ipsec_crypto_esp_aes_gcm_128_decrypt log_max_ipsec_offload min_log_ipsec_full_replay_window max_log_ipsec_full_replay_window mlx5_ifc_crypto_cap_bits synchronize_dek int_kek_manual int_kek_auto log_dek_max_alloc log_max_num_deks log_dek_granularity log_max_num_int_kek sw_wrapped_dek mlx5_ifc_hca_cap_union_bits cmd_hca_cap cmd_hca_cap_2 odp_cap atomic_caps roce_cap per_protocol_networking_offload_caps flow_table_nic_cap flow_table_eswitch_cap wqe_based_flow_table_cap esw_cap e_switch_cap qos_cap debug_cap fpga_cap tls_cap device_mem_cap virtio_emulation_cap macsec_cap crypto_cap ipsec_cap mlx5_ifc_query_hca_cap_out_bits mlx5_ifc_query_hca_cap_in_bits other_function ec_vf_function mlx5_ifc_query_esw_vport_context_in_bits mlx5_cap_mode HCA_CAP_OPMOD_GET_MAX HCA_CAP_OPMOD_GET_CUR __mlx5_ib_add __mlx5_ib_alloc_mr __mlx5_ib_cq_clean __mlx5_ib_dereg_mr __mlx5_ib_qp_set_counter __mlx5_ib_qp_set_raw_qp_counter __mlx5_ib_remove __mlx5_umem_find_best_quantized_pgoff __set_srq_page_size _create_flow_rule _create_user_qp _get_flow_table _mlx5_alloc_mkey_descs _mlx5r_umr_update_mr_pas _uverbs_copy_from add_keys add_op_fc_rules alloc_cacheable_mr bfregn_to_uar_index board_id_show calc_sq_size can_use_umr_rereg_access check_mpls_supp_fields clean_keys create_flow_rule_vport_sq create_gsi_ud_qp create_mkey_callback create_raw_packet_qp_rq create_raw_packet_qp_tir create_raw_packet_qp_tis create_real_mr create_resource_common deallocate_uars delay_drop_handler delay_drop_timeout_read delay_drop_timeout_write delay_time_func delayed_cache_work_func deliver_event destroy_qp_common devx_async_cmd_event_destroy_uobj devx_async_cmd_event_poll devx_async_cmd_event_read devx_async_destroy_cb devx_async_event_destroy_uobj devx_async_event_poll devx_async_event_read devx_cleanup_subscription devx_cq_comp devx_event_notifier devx_free_subscription devx_get_uid devx_is_obj_query_cmd devx_is_supported devx_is_valid_obj_id devx_obj_build_destroy_cmd devx_obj_cleanup devx_query_callback devx_set_umem_valid devx_umem_cleanup do_alloc_stats do_get_hw_stats do_get_op_stat fill_res_raw fill_vport_icm_addr find_odp_mkey flow_is_multicast_only flow_matcher_cleanup free_implicit_child_mr_work fw_pages_show generate_completions get_counters get_flow_table get_macsec_device get_match_criteria_enable get_octo_len get_param get_pas_size get_port_state get_prefetchable_mr get_qp_ts_format get_srqc get_sw_cqe get_tx_affinity_rr get_unchangeable_access_flags get_wq handle_drain_completion handle_psv handle_reg_mr_integrity handle_single_completion hca_type_show hw_rev_show lag_event limit_read limit_write macsec_event mbox_alloc mlx5_cleanup_qp_table mlx5_cleanup_srq_table mlx5_cmd_alloc_transport_domain mlx5_cmd_arm_srq mlx5_cmd_attach_mcg mlx5_cmd_create_srq mlx5_cmd_dealloc_memic mlx5_cmd_dealloc_memic_op mlx5_cmd_dealloc_pd mlx5_cmd_dealloc_transport_domain mlx5_cmd_destroy_rqt mlx5_cmd_destroy_srq mlx5_cmd_destroy_tir mlx5_cmd_destroy_tis mlx5_cmd_detach_mcg mlx5_cmd_get_srq mlx5_cmd_mad_ifc mlx5_cmd_query_cong_params mlx5_cmd_query_srq mlx5_cmd_query_vuid mlx5_cmd_uar_alloc mlx5_cmd_uar_dealloc mlx5_cmd_xrcd_alloc mlx5_cmd_xrcd_dealloc mlx5_core_create_dct mlx5_core_create_rq_tracked mlx5_core_create_sq_tracked mlx5_core_dct_query mlx5_core_destroy_dct mlx5_core_destroy_qp mlx5_core_destroy_rq_tracked mlx5_core_destroy_sq_tracked mlx5_core_put_rsc mlx5_core_qp_modify mlx5_core_qp_query mlx5_core_res_hold mlx5_core_res_put mlx5_core_set_delay_drop mlx5_core_xrcd_alloc mlx5_core_xrcd_dealloc mlx5_data_direct_driver_register mlx5_data_direct_driver_unregister mlx5_data_direct_ib_reg mlx5_data_direct_ib_unreg mlx5_data_direct_probe mlx5_data_direct_remove mlx5_data_direct_shutdown mlx5_fill_inl_bsf mlx5_free_priv_descs mlx5_get_roce_udp_sport_min mlx5_get_rsc mlx5_get_vport_access_method mlx5_ib_add_gid mlx5_ib_add_sub_dev mlx5_ib_advise_mr mlx5_ib_advise_mr_prefetch mlx5_ib_alloc_dm mlx5_ib_alloc_dmah mlx5_ib_alloc_hw_device_stats mlx5_ib_alloc_hw_port_stats mlx5_ib_alloc_implicit_mr mlx5_ib_alloc_mr mlx5_ib_alloc_mr_integrity mlx5_ib_alloc_pd mlx5_ib_alloc_pi_mr mlx5_ib_alloc_ucontext mlx5_ib_alloc_xrcd mlx5_ib_arm_cq mlx5_ib_bind_slave_port mlx5_ib_check_mr_status mlx5_ib_cleanup mlx5_ib_cleanup_cong_debugfs mlx5_ib_cleanup_multiport_master mlx5_ib_counter_alloc_stats mlx5_ib_counter_bind_qp mlx5_ib_counter_dealloc mlx5_ib_counter_init mlx5_ib_counter_unbind_qp mlx5_ib_counter_update_stats mlx5_ib_counters_cleanup mlx5_ib_counters_clear_description mlx5_ib_counters_init mlx5_ib_cq_clean mlx5_ib_cq_comp mlx5_ib_cq_event mlx5_ib_create_ah mlx5_ib_create_counters mlx5_ib_create_gsi mlx5_ib_create_mkey mlx5_ib_create_rwq_ind_table mlx5_ib_data_direct_bind mlx5_ib_data_direct_init mlx5_ib_data_direct_unbind mlx5_ib_db_map_user mlx5_ib_db_unmap_user mlx5_ib_dealloc_counters mlx5_ib_dealloc_dm mlx5_ib_dealloc_dmah mlx5_ib_dealloc_mw mlx5_ib_dealloc_pd mlx5_ib_dealloc_transport_domain mlx5_ib_dealloc_ucontext mlx5_ib_dealloc_xrcd mlx5_ib_del_gid mlx5_ib_del_sub_dev mlx5_ib_dereg_mr mlx5_ib_destroy_ah mlx5_ib_destroy_counters mlx5_ib_destroy_cq mlx5_ib_destroy_dct mlx5_ib_destroy_flow mlx5_ib_destroy_flow_action mlx5_ib_destroy_gsi mlx5_ib_destroy_qp mlx5_ib_destroy_rwq_ind_table mlx5_ib_destroy_srq mlx5_ib_destroy_wq mlx5_ib_dev_res_cleanup mlx5_ib_dev_res_cq_init mlx5_ib_dev_res_init mlx5_ib_dev_res_srq_init mlx5_ib_devx_cleanup mlx5_ib_devx_create mlx5_ib_devx_destroy mlx5_ib_devx_init mlx5_ib_disable_lb mlx5_ib_disassociate_ucontext mlx5_ib_dm_mmap_free mlx5_ib_dmabuf_invalidate_cb mlx5_ib_drain_qp_done mlx5_ib_drain_rq mlx5_ib_drain_sq mlx5_ib_enable_lb mlx5_ib_eq_pf_action mlx5_ib_eq_pf_int mlx5_ib_eq_pf_process mlx5_ib_eqe_pf_action mlx5_ib_event mlx5_ib_event_slave_port mlx5_ib_flow_counters_set_data mlx5_ib_free_bfreg mlx5_ib_free_odp_mr mlx5_ib_free_srq_wqe mlx5_ib_fs_add_op_fc mlx5_ib_fs_cleanup mlx5_ib_fs_cleanup_anchor mlx5_ib_fs_init mlx5_ib_fs_remove_op_fc mlx5_ib_generate_wc mlx5_ib_get_counters_id mlx5_ib_get_cqe_size mlx5_ib_get_dma_mr mlx5_ib_get_hw_stats mlx5_ib_get_ibdev_from_mpi mlx5_ib_get_native_port_mdev mlx5_ib_get_rep_netdev mlx5_ib_get_vf_config mlx5_ib_get_vf_guid mlx5_ib_get_vf_stats mlx5_ib_gsi_modify_qp mlx5_ib_gsi_pkey_change mlx5_ib_gsi_post_recv mlx5_ib_gsi_post_send mlx5_ib_gsi_query_qp mlx5_ib_gsi_silent_drop mlx5_ib_handle_event mlx5_ib_handle_qp_event mlx5_ib_handler_MLX5_IB_METHOD_CREATE_FLOW mlx5_ib_handler_MLX5_IB_METHOD_DEVX_ASYNC_CMD_FD_ALLOC mlx5_ib_handler_MLX5_IB_METHOD_DEVX_ASYNC_EVENT_FD_ALLOC mlx5_ib_handler_MLX5_IB_METHOD_DEVX_OBJ_ASYNC_QUERY mlx5_ib_handler_MLX5_IB_METHOD_DEVX_OBJ_CREATE mlx5_ib_handler_MLX5_IB_METHOD_DEVX_OBJ_MODIFY mlx5_ib_handler_MLX5_IB_METHOD_DEVX_OBJ_QUERY mlx5_ib_handler_MLX5_IB_METHOD_DEVX_OTHER mlx5_ib_handler_MLX5_IB_METHOD_DEVX_QUERY_EQN mlx5_ib_handler_MLX5_IB_METHOD_DEVX_QUERY_UAR mlx5_ib_handler_MLX5_IB_METHOD_DEVX_SUBSCRIBE_EVENT mlx5_ib_handler_MLX5_IB_METHOD_DEVX_UMEM_REG mlx5_ib_handler_MLX5_IB_METHOD_DM_MAP_OP_ADDR mlx5_ib_handler_MLX5_IB_METHOD_DM_QUERY mlx5_ib_handler_MLX5_IB_METHOD_FLOW_ACTION_CREATE_MODIFY_HEADER mlx5_ib_handler_MLX5_IB_METHOD_FLOW_ACTION_CREATE_PACKET_REFORMAT mlx5_ib_handler_MLX5_IB_METHOD_FLOW_MATCHER_CREATE mlx5_ib_handler_MLX5_IB_METHOD_GET_DATA_DIRECT_SYSFS_PATH mlx5_ib_handler_MLX5_IB_METHOD_PD_QUERY mlx5_ib_handler_MLX5_IB_METHOD_PP_OBJ_ALLOC mlx5_ib_handler_MLX5_IB_METHOD_QUERY_PORT mlx5_ib_handler_MLX5_IB_METHOD_STEERING_ANCHOR_CREATE mlx5_ib_handler_MLX5_IB_METHOD_UAR_OBJ_ALLOC mlx5_ib_handler_MLX5_IB_METHOD_VAR_OBJ_ALLOC mlx5_ib_init mlx5_ib_init_cong_debugfs mlx5_ib_init_dmabuf_mr mlx5_ib_init_odp_mr mlx5_ib_invalidate_range mlx5_ib_lock_cqs mlx5_ib_map_mr_sg mlx5_ib_map_mr_sg_pi mlx5_ib_mcg_attach mlx5_ib_mcg_detach mlx5_ib_mmap mlx5_ib_mmap_free mlx5_ib_modify_cq mlx5_ib_modify_device mlx5_ib_modify_port mlx5_ib_modify_srq mlx5_ib_modify_stat mlx5_ib_odp_cleanup_one mlx5_ib_odp_init mlx5_ib_odp_init_one mlx5_ib_page_fault_resume mlx5_ib_poll_cq mlx5_ib_populate_pas mlx5_ib_port_link_layer mlx5_ib_post_destroy_cq mlx5_ib_post_recv mlx5_ib_post_recv_nodrain mlx5_ib_post_send mlx5_ib_post_send_nodrain mlx5_ib_post_srq_recv mlx5_ib_pre_destroy_cq mlx5_ib_prefetch_mr_work mlx5_ib_process_mad mlx5_ib_put_native_port_mdev mlx5_ib_qp_event mlx5_ib_qp_event_cleanup mlx5_ib_qp_event_init mlx5_ib_qp_set_counter mlx5_ib_query_ah mlx5_ib_query_device mlx5_ib_query_ext_ppcnt_counters mlx5_ib_query_gid mlx5_ib_query_pkey mlx5_ib_query_port mlx5_ib_query_q_counters mlx5_ib_query_q_counters_vport mlx5_ib_query_qp mlx5_ib_query_srq mlx5_ib_query_ucontext mlx5_ib_read_counters mlx5_ib_read_wqe_rq mlx5_ib_read_wqe_sq mlx5_ib_read_wqe_srq mlx5_ib_reg_dm_mr mlx5_ib_reg_user_mr mlx5_ib_reg_user_mr_dmabuf mlx5_ib_rep_query_pkey mlx5_ib_rep_query_port mlx5_ib_rep_to_dev mlx5_ib_rereg_user_mr mlx5_ib_restrack_init mlx5_ib_revoke_data_direct_mrs mlx5_ib_rn_get_params mlx5_ib_roce_cleanup mlx5_ib_roce_init mlx5_ib_set_vf_guid mlx5_ib_set_vf_link_state mlx5_ib_sg_to_klms mlx5_ib_shared_ft_allowed mlx5_ib_srq_event mlx5_ib_stage_bfrag_cleanup mlx5_ib_stage_bfrag_init mlx5_ib_stage_caps_cleanup mlx5_ib_stage_caps_init mlx5_ib_stage_cong_debugfs_cleanup mlx5_ib_stage_cong_debugfs_init mlx5_ib_stage_delay_drop_cleanup mlx5_ib_stage_delay_drop_init mlx5_ib_stage_dev_notifier_cleanup mlx5_ib_stage_dev_notifier_init mlx5_ib_stage_ib_reg_cleanup mlx5_ib_stage_ib_reg_init mlx5_ib_stage_init_cleanup mlx5_ib_stage_init_init mlx5_ib_stage_non_default_cb mlx5_ib_stage_post_ib_reg_umr_init mlx5_ib_stage_pre_ib_reg_umr_cleanup mlx5_ib_stage_raw_eth_non_default_cb mlx5_ib_ufile_hw_cleanup mlx5_ib_unbind_slave_port mlx5_ib_unlock_cqs mlx5_ib_vport_rep_load mlx5_ib_vport_rep_unload mlx5_ib_wq_event mlx5_init_qp_table mlx5_init_srq_table mlx5_mkey_cache_cleanup mlx5_mkey_cache_init mlx5_mr_cache_alloc mlx5_netdev_event mlx5_odp_init_mkey_cache mlx5_odp_populate_xlt mlx5_port_immutable mlx5_port_rep_immutable mlx5_qpc_create_qp mlx5_query_ext_port_caps mlx5_query_mad_ifc_gids mlx5_query_mad_ifc_max_pkeys mlx5_query_mad_ifc_node_desc mlx5_query_mad_ifc_node_guid mlx5_query_mad_ifc_pkey mlx5_query_mad_ifc_port mlx5_query_mad_ifc_smp_attr_node_info mlx5_query_mad_ifc_system_image_guid mlx5_query_mad_ifc_vendor_id mlx5_query_port_roce mlx5_set_page mlx5_set_page_pi mlx5_steering_anchor_destroy_res mlx5e_mdev_notifier_event mlx5r_add_gid_macsec_operations mlx5r_begin_wqe mlx5r_cache_create_ent_locked mlx5r_cmd_query_special_mkeys mlx5r_del_gid_macsec_operations mlx5r_destroy_cache_entries mlx5r_finish_wqe mlx5r_fs_bind_op_fc mlx5r_fs_destroy_fcs mlx5r_fs_unbind_op_fc mlx5r_ib_rate mlx5r_is_opfc_shared_and_in_use mlx5r_macsec_dealloc_gids mlx5r_macsec_event_register mlx5r_macsec_event_unregister mlx5r_macsec_init_gids_and_devlist mlx5r_memcpy_send_wqe mlx5r_mp_probe mlx5r_mp_remove mlx5r_odp_create_eq mlx5r_probe mlx5r_remove mlx5r_rep_cleanup mlx5r_rep_init mlx5r_rep_probe mlx5r_rep_remove mlx5r_ring_db mlx5r_umr_cleanup mlx5r_umr_create_xlt mlx5r_umr_dmabuf_update_pgsz mlx5r_umr_done mlx5r_umr_final_update_xlt mlx5r_umr_free_xlt mlx5r_umr_init mlx5r_umr_post_send mlx5r_umr_post_send_wait mlx5r_umr_qp_rst2rts mlx5r_umr_recover mlx5r_umr_rereg_pd_access mlx5r_umr_resource_cleanup mlx5r_umr_resource_init mlx5r_umr_revoke_mr mlx5r_umr_set_access_flags mlx5r_umr_set_update_xlt_mkey_seg mlx5r_umr_update_data_direct_ksm_pas mlx5r_umr_update_data_direct_ksm_pas_range mlx5r_umr_update_mr_page_shift mlx5r_umr_update_mr_pas mlx5r_umr_update_mr_pas_range mlx5r_umr_update_xlt mlx5r_wq_overflow mmap_obj_cleanup modify_raw_packet_qp notify_soft_wc_handler pagefault_dmabuf_mr pagefault_mr pagefault_real_mr parse_flow_flow_action pkey_change_handler poll_soft_wc pop_mkey_locked pp_is_supported pp_obj_cleanup process_create_flag process_vendor_flag push_mkey_locked query_ib_ppcnt queue_adjust_cache_locked read_flow_counters reg_create reg_pages_show resize_available_mrs rsc_event_notifier set_cache_mkc set_datagram_seg set_mkc_access_pd_addr_fields set_param set_port_caps_atomic set_proto set_reg_wr set_roce_addr set_rq_size set_srqc set_tos set_ucontext_resp set_wq setup_qp size_read size_write sq_overhead srq_event_notifier steering_anchor_cleanup steering_anchor_create_rule_goto_table sw_comp to_mlx5_st to_rdma_ah_attr var_is_supported